

Exhibit D-

Part 2

1 UNITED STATES PATENT AND TRADEMARK OFFICE
2 BEFORE THE PATENT TRIAL AND APPEAL BOARD
3

4
5 _____
6 EMC CORPORATION,

7 Petitioner,

8 v.

9 ACQIS LLC,

10 Patent Owner.
11 _____

12 Case IPR2014-01462 (Patent 8,041,873 B2)

13 Case IPR2014-01469 (Patent RE42,814 E)
14

15 Friday, August 28, 2015
16

17 Volume II of II
18

19 Deposition of VOLKER LINDENSTRUTH, taken at the
20 offices of Gibson, Dunn & Crutcher, Carmelite House, 50
21 Victoria Embankment, London EC4Y 0DZ, beginning at
22 8:57 a.m. before Audrey Shirley, QRR, ACR, MBIVR.
23
24
25

A P P E A R A N C E S

FOR THE PETITIONER

GIBSON, DUNN & CRUTCHER LLP

1050 Connecticut Avenue, N.W.

Washington, DC 20036-5306

BY: BRIAN M. BUROKER, ESQ.,

Tel: +1 202 955 8541

Email: bburoker@gibsondunn.com

FOR THE PATENT OWNER

COOLEY LLP

380 Interlocken Crescent

Suite 900

Broomfield, Colorado 80021-8023

BY: BRITTON F. DAVIS, ESQ.,

Tel: +1 720 566 4126

Email: bdavis@cooley.com

I N D E X

Witness	Examination	Page
Volker Lindenstruth	(By Mr. Buroker)	279
	(By Mr. Davis)	327
	(By Mr. Buroker)	352

E X H I B I T S

(No exhibits were marked for identification.)

1	VOLKER LINDENSTRUTH, having been previously sworn,	
2	was examined and testified as follows:	
3		08:57:11
4	EXAMINATION	08:57:11
5	BY MR. BUROKER:	08:57:16
6	Q. Good morning, Dr. Lindenstruth.	08:57:21
7	If you could pull out your copy of the '814	08:57:25
8	Patent, please from the stack of materials there.	08:57:29
9	A. Yeah.	08:57:33
10	Q. Okay? If you could look at	08:57:34
11	Figure 18.	08:57:37
12	A. Yes.	08:57:44
13	Q. Did you review this figure in	08:57:44
14	connection with your work on this case?	08:57:48
15	A. Sure.	08:57:49
16	Q. And looking at Figure 18, does it	08:57:50
17	show a northbridge in that figure?	08:57:57
18	A. Well in the upper part of this	08:58:05
19	diagram it's labeled "1805", it says "Integrated	08:58:07
20	Host Interface [Controller] & North Bridge".	08:58:11
21	Q. And would that northbridge	08:58:15
22	communicate address and data bits of PCI bus	08:58:17
23	transaction?	08:58:22
24	A. Well, from this figure it is not	08:58:24
25	directly shown.	08:58:28

1 Q. And if you could just quickly look 08:58:32
2 at the '873 Patent and confirm that Figure 8 of 08:58:38
3 the '873 Patent is the same as Figure 18 from the 08:58:45
4 '814 Patent. 08:58:50

5 A. It has a different numbering, but 08:58:53
6 that shouldn't ... 08:58:55

7 Q. That's true, let me rephrase that. 08:58:58
8 Is it true that the elements shown in 08:59:01
9 Figure 8 of the '873 Patent are the same as the 08:59:05
10 elements in Figure 18 of the '814 Patent, 08:59:09
11 although the numbering has been changed from 805 08:59:13
12 and 810 to 1805 and 1810? 08:59:15

13 A. Yes, correct, I can confirm. 08:59:19

14 Q. Okay. And now I want to ask you 08:59:24
15 some questions about again what we called the 08:59:28
16 Bogaerts report, the status report of the RD24. 08:59:34
17 I put a copy of that in front of you, that's 08:59:39
18 Exhibit 1011 from the 814 Inter Partes Review 08:59:41
19 proceedings. 08:59:55

20 So you gave some opinion in this case 08:59:55
21 regarding claim 31 of the '814 relative to 08:59:57
22 Bogaerts, correct? 09:00:02

23 A. Yeah. 09:00:03

24 Q. And Bogaerts was only instituted 09:00:04
25 by the Patent Office with respect to claims 31 09:00:06

1	and a few of the depending claims, 31 and 33, is	09:00:11
2	that your understanding?	09:00:18
3	A. Well, I believe I outlined that in	09:00:19
4	my declaration.	09:00:21
5	Q. Yeah, and if you'd look at your	09:00:23
6	'814 declaration, page 97 is at least one place	09:00:28
7	to look.	09:00:31
8	A. Yeah, but didn't I say in the	09:00:47
9	beginning which claims were -- yeah, exactly	09:00:49
10	Institution Decision page 13. I believe I have	09:00:54
11	it summarized there just to be -- yeah, exactly	09:00:57
12	claims 24, 31 to 33, grounds: obvious over Horst,	09:01:01
13	Mathers, and the LVDS Owners' Manual (Ground 1)	09:01:03
14	and 31 through 33, obvious over Bogaerts, Gulick	09:01:06
15	-- I hope I've pronounced that correctly --	09:01:06
16	Mathers and James (Ground 2).	09:01:11
17	Q. So the only claims on which the	09:01:14
18	PTO instituted Inter Partes Review based on	09:01:22
19	Bogaerts as a primary reference is 31 to 33; is	09:01:26
20	that right?	09:01:29
21	A. Yes.	09:01:31
22	Q. Okay. And then on page 97 -- and	09:01:33
23	probably perhaps other places in the declaration	09:01:37
24	-- but at least starting on page 97 in your	09:01:39
25	declaration you give some thoughts on why you	09:01:43

1 believe Bogaerts, Gulick -- I'm not sure how to 09:01:45
2 pronounce it either -- Mathers and James don't 09:01:48
3 disclose all of the limitations of 31 to 33, 09:01:51
4 correct? 09:01:54
5 A. Uh-huh, yes. 09:01:55
6 Q. Okay. And at least one reason 09:01:56
7 you've given, and it may be the only reason with 09:01:57
8 regard to Bogaerts, is the subsection (a) that 09:02:00
9 starts on 98, that you don't believe Bogaerts 09:02:04
10 discloses to peripheral bridge to communicate 09:02:08
11 address and data bits of PCI bus transaction in 09:02:11
12 serial form, correct? 09:02:15
13 A. I'm just trying to ... 09:02:16
14 Q. Sure. 09:02:19
15 A. This is a longer section. Yeah, 09:02:20
16 section 156 I think makes that clear: 09:02:37
17 "As a result, no PCI standard address 09:02:40
18 or bus command is encoded into the serial SCI 09:02:42
19 transaction or sent across the serial SCI ring." 09:02:45
20 And then I go further into what the 09:02:49
21 PCI-SCI adapter would have to do. 09:02:52
22 Q. Right, okay. And the first figure 09:02:57
23 you've shown there is Figure 15 from the Bogaerts 09:03:07
24 reference, right? 09:03:12
25 A. Yes, on page 98. 09:03:15

1 Q. And yesterday you were asked 09:03:17
2 questions about the PCI-SCI adapter. The PCI-SCI 09:03:18
3 adapter that's discussed in Figure 15 is the 09:03:26
4 Dolphin adapter not the adapter you developed; is 09:03:30
5 that right? 09:03:37
6 A. At the instruction level of this 09:03:37
7 document it's not said, but that I have to check 09:03:39
8 in the RD24 report whether this is in the context 09:03:45
9 of the other adapter. But, in general, if this 09:03:48
10 is a PCI-SCI adapter both should work, right? 09:03:52
11 Q. Meaning that, if somebody were to 09:03:55
12 take this figure, you could use either adapter to 09:03:58
13 make them work. Is that what you're saying? 09:04:03
14 A. Yes, with a few minor caveats. 09:04:06
15 The Dolphin PCI-SCI adapter, for example, as also 09:04:09
16 shown on page 12 of the RD24 reference, as you 09:04:14
17 can see is a wheel PCI device with an edge card 09:04:19
18 connector, and the box on the right here on 09:04:24
19 Figure 15 on page 98 of my report is in the 09:04:34
20 context of a VME interface, as I say it's a VME 09:04:39
21 Pentium. And, for example, if you look at 09:04:42
22 Figure 9 on page 13 of the RD24 report, you will 09:04:49
23 see that these VME systems have a different form 09:04:55
24 factor like PCs. So this is basically one PCB 09:05:00
25 with two connectors which is vertically mounted 09:05:08

1 into a crate, unlike a computer where you have 09:05:16
2 a motherboard inside a box and the PCB is mounted 09:05:19
3 vertically with respect to the motherboard, here 09:05:22
4 the PCI cards or the add-on cards are mounted as 09:05:26
5 mezzanine cards right on top of that board, which 09:05:30
6 is sketched here, and this is why they are being 09:05:33
7 called PCI mezzanine cards. There is an add-on 09:05:36
8 to the PCI standard defining the PCI mezzanine 09:05:40
9 card which is basically only defining a new 09:05:43
10 mechanical form factor and a new connector 09:05:47
11 layout. But aside from that, the same thing. 09:05:50
12 So because you were asking, I am not 09:05:53
13 sure nor aware that Dolphin was really planning 09:05:55
14 on making a PMC version of their PCI-SCI adapter, 09:05:59
15 while the PCI-SCI adapter I built, and which is 09:06:05
16 disclosed in here, was specifically built for 09:06:09
17 this kind of framework and, therefore, had the 09:06:12
18 PCI mezzanine form factor. 09:06:19
19 Q. If you look on page 17 of this 09:06:20
20 article, the Bogaerts, under the subheading 5.1, 09:06:22
21 the second paragraph says: 09:06:29
22 "A desktop Intel PC was used to connect 09:06:33
23 a VME module (VMIC 7587) via two prototype 09:06:37
24 Dolphin PCI-SCI adapters which we had available." 09:06:44
25 And then below that is shown Figure 15. 09:06:47

1	A. Now, for the left one, no	09:06:51
2	question, this is a desktop computer. For the	09:06:53
3	right one, that would mean there must be a PMC	09:06:55
4	version of that as well, okay.	09:07:05
5	Q. If you look at the next page under	09:07:07
6	"Result", it says:	09:07:10
7	"The transparent access of PCI memory	09:07:11
8	space via SCI works."	09:07:13
9	So it suggests that what they're	09:07:16
10	showing in Figure 15 was something that they	09:07:17
11	built and worked, doesn't it?	09:07:20
12	A. Correct. If it says so then it	09:07:28
13	must be correct.	09:07:30
14	Q. I know you said yesterday that you	09:07:32
15	saw various things that other people were working	09:07:33
16	on, what's shown in Figure 15, the connection of	09:07:37
17	an Intel Pentium to a VME Pentium via PCI-SCI	09:07:39
18	adapters, did you ever see that configuration	09:07:46
19	built at CERN when you were there?	09:07:49
20	A. We discussed this yesterday and	09:07:51
21	I'm quite sure I have seen it, but I have not	09:07:53
22	worked on this particular setup.	09:07:57
23	Q. So you may have physically seen it	09:08:01
24	but not investigated it to determine how it would	09:08:03
25	work?	09:08:06

1 A. Right. I mean, my focus was on 09:08:06
2 building the other PCI-SCI adapter, which is 09:08:08
3 referenced here, I believe, as the CERN PCI-SCI 09:08:13
4 adapter. 09:08:17
5 Q. So in the configuration of 09:08:17
6 Figure 15, your declaration suggests that the 09:08:19
7 PCI-SCI adapter would discard the PCI address and 09:08:27
8 command information to create an SCI, I don't 09:08:31
9 know if it's called a packet or a transmission? 09:08:36
10 A. Packet, or a set of packets. 09:08:38
11 Q. Okay, or a set of packets. 09:08:40
12 So how would the receiving PCI-SCI 09:08:43
13 adapter know what command to execute and what 09:08:48
14 address to use in this configuration of Figure 15 09:08:52
15 using the Dolphin PCI-SCI adapter? 09:08:57
16 A. I mean this brings us back to the 09:09:01
17 discussion we had yesterday already about how 09:09:03
18 does a PCI-TNet interface know what to do in case 09:09:06
19 a TNet packet arrives. Same arguments hold to 09:09:13
20 here. Basically what we have in between is 09:09:16
21 an established network standard, in this case 09:09:23
22 SCI. So for the PCI interface being a target, 09:09:26
23 being addressed for some SCI packets it is 09:09:31
24 entirely irrelevant who is the initiator of that 09:09:36
25 packet, it could be any node, it could be any bus 09:09:38

1 behind it, it doesn't matter at all. Basically 09:09:40
2 it receives SCI packets which has a certain 09:09:42
3 command set set forth by the SCI standard and it 09:09:47
4 does include reading and writing. There is a lot 09:09:50
5 of functionality in SCI which cannot be executed 09:09:54
6 on PCI for example, which would be the cache 09:09:58
7 coherency functionality, so that would be 09:10:01
8 responded as an error. 09:10:05
9 Now what particular command to be 09:10:06
10 executed depends on the preset configuration of 09:10:08
11 the PCI-SCI adapter which would have to be done 09:10:12
12 beforehand. Also the configuration of the chips 09:10:15
13 of the peripheral devices connected to that PCI 09:10:22
14 bus -- because it doesn't make much sense talking 09:10:25
15 to an empty bus -- would have to be done 09:10:28
16 beforehand through some mechanism which is 09:10:33
17 unspecified here. 09:10:35
18 Q. I'm not sure that answered my 09:10:39
19 question. 09:10:41
20 So your answer is you don't know, that 09:10:47
21 this does not explain how the SCI -- yeah, so 09:10:50
22 let's just assume you went from right to left, 09:11:01
23 the VME Pentium was sending something over to the 09:11:04
24 Intel Pentium, the PCI-SCI adapter on the left, 09:11:08
25 how would it know what command to execute and 09:11:12

1	what address to send the whatever command,	09:11:16
2	whether it was a read or write request, which	09:11:22
3	address to send it to?	09:11:24
4	MR. DAVIS: Objection; asked and	09:11:28
5	answered.	09:11:29
6	MR. BUROKER: It wasn't answered. Go	09:11:31
7	ahead.	09:11:32
8	MR. DAVIS: I disagree, it was	09:11:32
9	answered -- if you look at it, it's in there --	09:11:34
10	but Dr. Lindenstruth can answer the question	09:11:35
11	again.	09:11:38
12	THE WITNESS: Let's say we receive	09:11:42
13	a write packet, you seem to prefer write packets.	09:11:49
14	So there is an SCI target address in this write	09:11:53
15	packet and an SCI subaddress space, which is	09:11:58
16	48 bits, which is meant to be used by the target	09:12:05
17	node for addressing the exact resources. There	09:12:09
18	is a length word, there are SCI commands, there	09:12:13
19	is a set of different possible packet formats	09:12:17
20	which SCI supports, these are 16 bits, 64 and 256	09:12:22
21	bytes, but 256 were not implemented here, that I	09:12:25
22	know. And now the PCI-SCI adapter has to	09:12:29
23	implement, like on TNet, an address translation	09:12:33
24	to convert that SCI address into a PCI address.	09:12:38
25	Then it would issue a PCI bus cycle which	09:12:43

1 particular to be used would have to be 09:12:48
2 pre-configured. In the most common case it would 09:12:52
3 most likely be an ordinary memory write 09:12:54
4 transaction, but that is not automatically given. 09:12:57
5 Usually there are some configuration registers 09:13:04
6 inside that PCI-SCI interface which determined 09:13:09
7 that then, so it's basically the context already 09:13:13
8 pre-configured inside the adapter. Then it would 09:13:16
9 issue the write transaction against its bus and 09:13:19
10 perform the write request. 09:13:24
11 BY MR. BUROKER: 09:13:27
12 Q. Right. But in this particular, 09:13:27
13 very specific configuration, why would it make 09:13:30
14 any sense to throw away the PCI address and 09:13:34
15 command information if you know it's going to be 09:13:40
16 received by a PCI device which can interpret that 09:13:44
17 information? It doesn't make any sense, does it? 09:13:47
18 A. I mean, what you are trying to 09:13:51
19 build here is a modified SCI system for a very 09:13:58
20 particular limited subset. And we discussed it 09:14:06
21 yesterday also, what we have here is an interface 09:14:09
22 which tries to allow communication between 09:14:15
23 different predefined and set standards. Let's 09:14:18
24 assume it was easily possible, what you say -- 09:14:25
25 which I dispute, but let's just assume -- then we 09:14:29

1 have built something which only works if there is 09:14:32
2 a PCI interface on the other side. But in most 09:14:33
3 cases and systems envisioned here that would not 09:14:36
4 be the case, right? So one of the ideas for SCI 09:14:41
5 was that the processors would eventually adopt 09:14:45
6 SCI as part of that internal communication scheme 09:14:48
7 and the processors would start straight SCI as 09:14:50
8 some sort of a replacement of the front side bus, 09:14:53
9 and if you look at what Intel and AMD are doing 09:14:56
10 today, there are intercommunication protocols 09:15:01
11 between the different sockets which you have in 09:15:04
12 a multi-socket node, and you look in detail, you 09:15:05
13 will find that this has a lot of similarity to 09:15:09
14 SCI, they have borrowed a lot of ideas there and 09:15:12
15 AMD is extremely close. So the idea behind that 09:15:14
16 was SCI is being an established standard and for 09:15:17
17 the receiving node, the PCI-to-SCI interface, it 09:15:22
18 couldn't make any assumption what was the agent 09:15:26
19 type sending those packets and PCI was -- this is 09:15:29
20 just one possibility, but it's only one of many 09:15:32
21 and it would limit the utility of that device, so 09:15:35
22 nobody would really do that. 09:15:38
23 Q. Well, but your analysis is based 09:15:42
24 on your statement that this adapter would discard 09:15:45
25 the address and command information, and that's 09:15:50

1	what your PCI-SCI adapter you testified did,	09:15:53
2	correct?	09:15:57
3	A. Exactly.	09:15:58
4	Q. Do you know for sure that the	09:15:58
5	Dolphin adapter did?	09:16:00
6	A. You have to have an address	09:16:02
7	translation in order to couple those systems.	09:16:04
8	Q. But couldn't you keep the address	09:16:05
9	and command information from the PCI bus	09:16:08
10	transaction intact as part of your SCI packet as	09:16:11
11	part of the payload and add an SCI address and	09:16:16
12	not discard the PCI address and command	09:16:20
13	information?	09:16:23
14	MR. DAVIS: Objection; form.	09:16:27
15	MR. BUROKER: That's possible, right?	09:16:27
16	MR. DAVIS: Objection; form.	09:16:33
17	THE WITNESS: You have different	09:16:34
18	systems here which have different PCI buses where	09:16:36
19	the PCI buses are initialized unilaterally by	09:16:41
20	those nodes. So the left node would initialize	09:16:42
21	its local PCI bus via the left processor in this	09:16:44
22	context, and the right PCI bus would be	09:16:49
23	initialized by the right CPU. SCI has no concept	09:16:53
24	for initializing PCI segments, it's just not part	09:16:58
25	of the standard. So that means the address maps	09:17:02

1 on either side in this diagram would be radically 09:17:03
2 different as these are different computers: 09:17:08
3 different hardware, different configurations, 09:17:11
4 different devices plugged in. Consequently, 09:17:13
5 since these address maps are different, you 09:17:17
6 cannot assume that your address windows, which 09:17:20
7 you try to address on the target node, are 09:17:24
8 available address windows in the sending node, 09:17:27
9 right? 09:17:32
10 BY MR. BUROKER: 09:17:32
11 Q. You're just explaining why you 09:17:32
12 think there would be problems, but my question 09:17:34
13 was: it's possible to include the packet in its 09:17:37
14 entirety, the PCI bus transaction in its entirety 09:17:41
15 in the SCI packet and add SCI address 09:17:44
16 information, correct? 09:17:48
17 MR. DAVIS: Object to form. Asked and 09:17:49
18 answered. 09:17:53
19 THE WITNESS: I mean we're extremely 09:17:56
20 hypothetical here. I don't see that this would 09:17:58
21 solve any of the technological problems we're 09:18:05
22 discussing here, let alone that it makes any 09:18:10
23 sense. 09:18:12
24 BY MR. BUROKER: 09:18:14
25 Q. So look at the next page, the 09:18:14

1	result page, it says under "Result", the second	09:18:16
2	sentence:	09:18:21
3	"Memory on the PCI bus of the other	09:18:21
4	modules can be seen after initialization of the	09:18:25
5	access windows in the PCI configuration space."	09:18:27
6	Do you read that as meaning that only	09:18:32
7	the PCI devices on one side of the SCI ring can	09:18:35
8	be seen, or do you read that as suggesting that	09:18:39
9	the PCI bus on one side of the SCI ring can read	09:18:43
10	the memory of other modules across the SCI ring?	09:18:49
11	MR. DAVIS: Object to form.	09:18:56
12	THE WITNESS: Now, that was a long	09:18:58
13	question.	09:18:59
14	BY MR. BUROKER:	09:19:00
15	Q. Well I'll shorten it, what do you	09:19:01
16	think that sentence means?	09:19:02
17	MR. DAVIS: Object to form.	09:19:05
18	THE WITNESS: Basically this is another	09:19:08
19	form of formulating the term "transparent	09:19:11
20	access", right? One of the functionality sets of	09:19:15
21	SCI and, in fact also TNet, is enabling direct	09:19:23
22	read and write transactions to a remote node, to	09:19:29
23	a remote target address inside that remote node	09:19:34
24	which means after proper initialization the	09:19:39
25	requesting agent -- I avoid the word "processor"	09:19:43

1 now because it could be a DMA engine as well -- 09:19:47
2 can issue read or a write transaction on its 09:19:52
3 local bus and through all this translation and 09:19:57
4 packetizing, depacketizing and address 09:20:03
5 translation business, eventually this transaction 09:20:08
6 falls out at the far end to being executed. This 09:20:11
7 is what this says, "after proper initialization". 09:20:15
8 BY MR. BUROKER: 09:20:18
9 Q. I just want to clarify one 09:20:18
10 additional point. Do you know whether or not the 09:20:21
11 Dolphin PCI-SCI adapter -- strike that. 09:20:26
12 Do you know how the Dolphin PCI-SCI 09:20:31
13 adapter translated an address for the SCI packet 09:20:39
14 from the PCI bus transaction it received? 09:20:45
15 A. I don't have the user manual of 09:20:47
16 that device anymore, that's a long time ago. 09:20:49
17 There was some mechanism but the details I don't 09:20:52
18 remember. 09:20:54
19 Q. And you've talked about some 09:20:55
20 problems that might be involved with the address 09:21:00
21 in the information because on two sides of this 09:21:06
22 SCI ring the PCI buses might use different 09:21:09
23 addressing schemes, but PCI has standard 09:21:13
24 commands, right? 09:21:16
25 A. Yeah. 09:21:17

1 Q. So why would the SCI interface 09:21:18
2 throw out the command? It makes no sense, if it 09:21:23
3 knows the PCI device is going to receive the 09:21:28
4 command, that receiving PCI device will certainly 09:21:30
5 know how to interpret the command, right? 09:21:32
6 MR. DAVIS: Object to form. 09:21:34
7 THE WITNESS: There are quite a few 09:21:39
8 reasons, let me give you one example. And this 09:21:42
9 is explained best at the example of a read 09:21:48
10 transaction. There is a fundamental difference 09:21:51
11 between what is happening inside the PCI bus and 09:21:57
12 on the network, on basically any network. When 09:22:01
13 the PCI transaction starts the initiator opens 09:22:04
14 and says, "I want to do this". There is 09:22:09
15 absolutely no indication in this moment as to how 09:22:11
16 long the transaction will be, like how many words 09:22:16
17 or bytes do I want to read now. So, if you now 09:22:19
18 were to try to implement a, let me say, rather 09:22:25
19 stupid and simple interface, where you say, 09:22:30
20 "Okay, I have a read transaction, I send the read 09:22:33
21 command for one word, maybe just one byte, 09:22:36
22 depending on the byte enables, out to the target 09:22:40
23 node, I get my byte back and I respond to the 09:22:43
24 initiator." Take into account that both TNet and 09:22:50
25 SCI had transaction latencies in the order of 09:22:53

1 microseconds, let's say half a microsecond, close 09:22:56
2 to a microsecond, something like that, depending 09:23:00
3 on scale. But unfortunately the initiator wanted 09:23:01
4 to read more than one word, now it wants to read 09:23:04
5 the next word by keeping its frame signal low. 09:23:07
6 So again we would send a packet saying, "Please 09:23:12
7 read the next word", come back and I answer. The 09:23:14
8 performance you get out will be several orders of 09:23:17
9 magnitude slower than if you would read from 09:23:20
10 a local address inside the PCI bus. It would be 09:23:24
11 so slow that it would be completely useless. So 09:23:26
12 in order to make this work at any kind of 09:23:31
13 a performance a lot of side effects had to be 09:23:33
14 used and were used, and one of them is that we 09:23:36
15 did, what we would call in this context, 09:23:43
16 speculative read-ahead. So, we would make 09:23:45
17 a guess and that, again, is depending on 09:23:49
18 configuration and errors windows which could have 09:23:53
19 their private particular configuration, we would 09:23:55
20 say, "Well, what we have here is we are living 09:23:57
21 inside a framework of a particular processor and 09:24:01
22 at that time this particular processor had 09:24:05
23 a cache line size of 32 bytes, so the most likely 09:24:07
24 block length of a read would be 32 bytes" and if 09:24:10
25 the address would match such a block read then we 09:24:14

1	would turn this whole read right at the beginning	09:24:17
2	into a 32-byte read for the target node, pull all	09:24:20
3	the 32 bytes back, then answer the first byte or	09:24:24
4	the first word and see what happens. Next thing	09:24:30
5	one would done is one would even keep the result,	09:24:34
6	if the transaction ended premature, not reading	09:24:36
7	everything, just in case the processor would come	09:24:39
8	back soon later wanting another part out of those	09:24:42
9	32 bytes.	09:24:47
10	Another thing which was common practice	09:24:48
11	then and certainly today, and it's being done	09:24:51
12	more and more with I/O adapters, is to say, "Well	09:24:53
13	how aggressive do I want to be reading ahead?	09:24:57
14	Should I read another 32 bytes? Even 256 bytes?	09:25:00
15	What would be a good optimum?" in order to avoid	09:25:04
16	this initial load-stall, as we call it, when the	09:25:08
17	processor has to wait for the first word to come	09:25:11
18	back.	09:25:13
19	Take into account that, I mean, at that	09:25:15
20	time processors were clocked at something like	09:25:19
21	couple of hundred megahertz, which means if you	09:25:21
22	have a delay to respond, let's say, of the scale	09:25:28
23	of one microsecond, the processor was basically	09:25:31
24	wasting time corresponding to hundreds of	09:25:36
25	instructions which is a huge waste, which	09:25:38

shouldn't happen at all. There are latency 09:25:41

hiding tricks, but once you get into that stall, 09:25:43

you have that problem. So there is a good reason 09:25:46

why you even would not want to just send over 09:25:50

such a highly complex and comparably much, much 09:25:54

slower network, right? I mean the Acqis case is 09:25:58

something completely different, there they 09:26:01

specify latencies of the order of one and a half, 09:26:03

two clocks. Here we specify latencies in the 09:26:06

order of hundreds of clocks, to kind of mitigate 09:26:09

that unavoidable disadvantage of these larger 09:26:11

systems to have very intelligent and optimum way 09:26:15

of reacting to the local PCI transaction. 09:26:18

BY MR. BUROKER:

Q. Well, do you acknowledge that in	09:26:29
what's shown in Figure 15, whatever PCI bus	09:26:35
transaction command is received by one of the	09:26:39
adapters, there's going to be a command in the	09:26:42
SCI packet that's based on the command in the PCI	09:26:50
bus transaction?	09:26:59

MR. DAVIS: Object to form. 09:26:59

BY MR. BUROKER: 09:27:00

Q. So, let me start again. If the	09:27:00
PCI bus transaction coming into the adapter is	09:27:02
a read transaction, the PCI-SCI adapter, you're	09:27:05

1 saying, will throw away the PCI bus command and 09:27:12
2 insert some other command, right? 09:27:19
3 A. Yes. 09:27:22
4 Q. And that command is based on what 09:27:22
5 was in the PCI bus transaction command? 09:27:24
6 MR. DAVIS: Objection to form. 09:27:27
7 BY MR. BUROKER: 09:27:29
8 Q. Right? 09:27:29
9 A. A read would not translate into 09:27:29
10 a write at first, yes. But there are choices 09:27:31
11 which particular read to be used and that, in 09:27:34
12 a good adapter, will change over time and 09:27:39
13 context, load of the system, availability of 09:27:42
14 internal storage and so forth. 09:27:46
15 Q. Okay, right. So then the 09:27:48
16 receiving PCI-SCI adapter in this configuration 09:27:50
17 receives the SCI packet, how does it know what 09:27:54
18 PCI bus transaction command to use based on 09:27:59
19 what's in the SCI packet? 09:28:05
20 A. That would be pre-configured and 09:28:07
21 there is only a limited amount of playground you 09:28:15
22 have here. But one example, I mean the simplest 09:28:17
23 way would be to turn it into a generic read. 09:28:22
24 Q. So a read PCI transaction command 09:28:25
25 would be translated by the SCI-PCI adapter into 09:28:30

1 an SCI read command and then on the receiving end 09:28:37
2 would be translated back by the receiving PCI-SCI 09:28:41
3 adapter into a PCI read transaction; is that 09:28:47
4 correct? 09:28:51
5 MR. DAVIS: Object to form. 09:28:52
6 THE WITNESS: Or possibly multiple read 09:28:53
7 transactions in order to implement all that 09:28:56
8 performance-enhancement functionality, yes. 09:28:58
9 BY MR. BUROKER: 09:29:00
10 Q. And where would the multiple read 09:29:01
11 transactions be, in the receiving PCI bus 09:29:03
12 transaction or in the SCI packet? 09:29:06
13 A. I mean typically there would be 09:29:11
14 multiple such packets submitted by the initiating 09:29:13
15 device in your example on the right side, and 09:29:18
16 they would be then worked one after the other by 09:29:22
17 the target device. The target device wouldn't 09:29:24
18 know what is behind it. It would just see here's 09:29:28
19 a transaction, it does its thing, there's the 09:29:30
20 next one, it does its thing, and so it proceeds. 09:29:32
21 Q. And we talked yesterday about TNet 09:29:39
22 but I'm not sure I asked you this. Is the data 09:29:41
23 part of the PCI bus transaction, is anything done 09:29:44
24 to that or is it just placed in the SCI packet, 09:29:51
25 one or more SCI packets depending on size? 09:29:57

1	MR. DAVIS: Object to form.	09:29:59
2	BY MR. BUROKER:	09:30:01
3	Q. By the PCI-SCI adapter in	09:30:02
4	Figure 15, for example?	09:30:05
5	MR. DAVIS: Object to form.	09:30:06
6	THE WITNESS: In case of TNet I believe	09:30:08
7	I remember I said yesterday it is encoded, they	09:30:11
8	have this 8B/9B encoding.	09:30:15
9	In case of SCI, I know this quite well,	09:30:18
10	but now I would really take a look, so this has	09:30:23
11	to be taken with a grain of salt, I'm relatively	09:30:27
12	sure that there is an 8B/10B encoder in there,	09:30:31
13	but that I'm not 100 percent positive.	09:30:35
14	BY MR. BUROKER:	09:30:37
15	Q. That would be after the packet was	09:30:37
16	created, then it would be 8B/9B encoded before	09:30:38
17	transmission; is that correct?	09:30:42
18	A. I would now like to study the	09:30:46
19	diagram of the physical layer of an SCI interface	09:30:47
20	to be certain.	09:30:51
21	Q. And you're saying that diagram is	09:30:52
22	not in the Bogaerts reference?	09:30:55
23	A. No, this is in the SCI standard,	09:30:57
24	the 1596 standard which is a five or 600-page	09:30:59
25	document.	09:31:03

1 The reason why I'm relatively certain it 09:31:04

2 would have to be done is this is done to 09:31:07

3 implement AC balancing, I'm sure you know the 09:31:10

4 game what is behind, which is needed to allow for 09:31:13

5 the electrical interface to perform easily, so 09:31:17

6 there is basically some reason for having it. 09:31:23

7 But I don't want to speculate. So there may be 09:31:27

8 some encoding similar to what was done in 09:31:30

9 Bogaerts but with different parameters. 8B/10B 09:31:35

10 encoding is a relatively simple thing. 09:31:39

11 Q. Just so I understand the process, 09:31:42

12 the PCI bus transaction would be received by the 09:31:44

13 adapter. Is an SCI packet created first and then 09:31:47

14 your question is whether that SCI packet is 09:31:55

15 encoded or not? Or is part of creating the 09:31:58

16 packet potentially encoding? That's why I'm 09:32:00

17 confused. What's your confusion? 09:32:04

18 MR. DAVIS: Objection to form. 09:32:07

19 THE WITNESS: I cannot give you 09:32:09

20 a definitive answer off the top of my head, for 09:32:12

21 that I would really like to look at the standard. 09:32:14

22 We can do that, I believe it's on the net. I didn't 09:32:17

23 bring my computer, I have it on it but we didn't print it 09:32:21

24 out because it's so much paper. 09:32:26

25 /// 09:32:26

1	BY MR. BUROKER:	09:32:29
2	Q. All right. So then I wanted to	09:32:29
3	ask you some questions about this reference in	09:32:37
4	paragraph 155 and 156 of your '814 declaration.	09:32:42
5	I think you've got it open right in front of you	09:32:50
6	there.	09:32:53
7	A. 160, you said?	09:32:53
8	Q. No, it's on page 99. So actually	09:32:54
9	I want to ask you about paragraph 159.	09:33:33
10	A. Yeah.	09:33:37
11	Q. So there you're talking about the	09:33:38
12	peripheral bridge limitation of claim 31, and it	09:33:41
13	says:	09:33:45
14	"Bogaerts fails to disclose	09:33:45
15	a peripheral bridge that meets that limitation."	09:33:47
16	And you can read the limitation. So	09:33:49
17	you say that:	09:33:52
18	"... in Figure 15, the PCI-SCI adaptors	09:33:54
19	clearly have PCI busses intervening between the	09:33:58
20	CPU."	09:34:03
21	Do you see that?	09:34:03
22	A. Yeah.	09:34:04
23	Q. Okay. So you're looking at	09:34:04
24	Figure 15 and saying that the only thing that	09:34:08
25	could be a peripheral bus is the PCI-SCI adapter	09:34:11

1 and because there's a PCI bus shown in that both 09:34:17
2 sides of the figure there, they can't meet the 09:34:23
3 limitation of claim 31, is that correct? 09:34:27
4 A. Let me just look and pull out 09:34:31
5 Figure 15 again. 09:34:37
6 Q. Page 17. 09:34:38
7 A. Absolutely right. In these 09:34:49
8 diagrams any of the peripheral devices are 09:34:50
9 connected through a PCI interface. 09:34:53
10 Q. Through a PCI bus? 09:35:01
11 A. Yeah, PCI bus. 09:35:03
12 Q. Okay. What is the box that says 09:35:05
13 "PCI set"? 09:35:11
14 A. You mean in Figure 15? 09:35:15
15 Q. Yeah, it's on both sides of the... 09:35:17
16 A. I read this as the interface 09:35:26
17 between the front side bus of the processor here 09:35:28
18 sketched as "CPU", "Cache" and "Memory", in the 09:35:31
19 right figure the word "Cache" was reduced to 09:35:35
20 a simple "C". And "PCI set" is obviously in this 09:35:38
21 context the bridge between the host CPU and PCI 09:35:47
22 bus. In some cases it is also, I believe, called 09:35:54
23 southbridge but here it's just the interface 09:36:06
24 between the front side bus of the CPU and the PCI 09:36:08
25 bus of that particular computer. 09:36:11

1 Q. In fact, if you look on page 22, 09:36:12
2 under 6.1, this is discussing a different 09:36:17
3 configuration, but it says in the second 09:36:24
4 sentence: 09:36:26
5 "The two PCs are interconnected through 09:36:26
6 Dolphin PCI-SCI Adapters are 133 [megahertz] 09:36:29
7 Pentium processors with the Intel 430HX (Triton 09:36:34
8 2) PCI set ...". 09:36:40
9 So it's got the same name PCI set. It 09:36:41
10 may be not the exact same PCI set, but are you 09:36:46
11 familiar, what is an Intel 430HX Triton 2 PCI 09:36:49
12 set? 09:36:55
13 A. That must be some version of 09:36:55
14 a southbridge, but I don't know the particular 09:36:57
15 features of that anymore, this is a long time 09:37:00
16 ago. But as shown in these diagrams, it must be 09:37:04
17 such a device. 09:37:08
18 Q. And that PCI set would be 09:37:10
19 connected to the CPU cache and memory, that would 09:37:13
20 be a CPU bridge -- excuse me, a CPU bus; is that 09:37:17
21 correct? 09:37:21
22 MR. DAVIS: Object to form. 09:37:22
23 THE WITNESS: I mean the generic 09:37:28
24 architecture of these systems usually had 09:37:32
25 a northbridge which interfaced the CPU to the 09:37:35

1 memory and also had a high performance graphics 09:37:39
2 interface and then some kind of intermediate bus 09:37:44
3 -- which sometimes was and sometimes as not PCI 09:37:47
4 -- to a southbridge, which would then connect the 09:37:49
5 periphery and having one or several PCI buses. 09:37:52
6 And I'm just trying to find, I believe I put 09:37:55
7 a figure in here about this 09:37:57
8 northbridge/southbridge architecture. 09:37:59
9 These diagrams are highly abstracted 09:38:02
10 and I don't think that this chip would, as such, 09:38:04
11 interface directly but that would have to be 09:38:10
12 checked if this is of any importance. 09:38:13
13 BY MR. BUROKER: 09:38:16
14 Q. Which chip would have interfaced 09:38:16
15 directly to the CPU? 09:38:18
16 A. The one you just quoted, the 430HX 09:38:19
17 Triton 2 set. 09:38:27
18 Q. You don't think it would have 09:38:29
19 interfaced directly to the CPU? 09:38:30
20 A. Yeah. 09:38:32
21 Q. Is that what you said? 09:38:33
22 A. (The witness nodded.) 09:38:38
23 Q. Okay. Well, in Figure 15 it shows 09:38:39
24 the word "PCI bus" next to the line on the left, 09:38:45
25 but it doesn't say "PCI bus" on the set of lines 09:38:50

1 between the "C", "CPU" and "M" on the one side 09:38:55
2 and the "PCI set" on the other, correct? It 09:38:58
3 doesn't say "PCI bus" over there? It just has it 09:39:01
4 in one place. 09:39:05
5 A. "Over there"? You mean where it 09:39:06
6 says "CPU bus"? I didn't see where you were 09:39:08
7 pointing to. 09:39:15
8 Q. Oh yeah, this word "CPU bus" down 09:39:16
9 there, you think that applies to this bus here 09:39:21
10 between the "C", "CPU", "M" boxes and the "PCI 09:39:25
11 set"? 09:39:30
12 A. I mean, this figure could be a bit 09:39:31
13 more clear and could have a few more definitions 09:39:38
14 in there to make it clearer. So, for example, 09:39:45
15 that bus between the CPU and the PCI set as it is 09:39:47
16 drawn here, could be labeled as such. Further, 09:39:51
17 for example, the fact that this cache, which is 09:40:00
18 obviously drawn in the context of the Pentium 09:40:05
19 processor, is not a device which is connected to 09:40:09
20 the front side bus, this is sitting between the 09:40:11
21 processor and the front side bus in every 09:40:13
22 computer and also every computer at that time, so 09:40:16
23 this is a bit sloppy. The VME bridge has an 09:40:18
24 interface drawing to VME but is not connected 09:40:23
25 anywhere in here. But that happens if people 09:40:27

1 write documents for people who know this stuff 09:40:29
2 inside out. And these VME bridges here, to the 09:40:31
3 best of my knowledge, were interfacing also to 09:40:35
4 PCI. 09:40:37

5 Q. Right, it should have connected to 09:40:38
6 left-hand PCI bus, right? 09:40:40

7 A. Yeah. 09:40:41

8 Q. And so should be the LAN, the LAN 09:40:42
9 box should be connected to the PCI box? 09:40:44

10 A. Exactly, the LAN box doesn't do 09:40:47
11 anything here also, it's just standing there. It 09:40:48
12 would definitely not be connected to the front 09:40:51
13 side bus of the processor and in case of the PCI 09:40:54
14 set, since it's called "set", to me it seems to 09:40:56
15 be a chipset. Normally you acquire processors 09:40:59
16 and then you acquire the chipset to do all the 09:41:03
17 periphery and interfacing of these devices, and 09:41:08
18 they are usually -- basically these two are 09:41:13
19 sometimes also called northbridge/southbridge. 09:41:17
20 But in this particular case this is too long ago, 09:41:19
21 I don't remember the exact details of this Intel 09:41:22
22 4030HX PCI set. 09:41:26

23 Q. And did you consider as a possible 09:41:28
24 peripheral bridge the combination of the PCI-SCI 09:41:31
25 adapter and the PCI set? 09:41:36

1	A. Now in exactly what claim?	09:41:43
2	Q. In Figure 15. You've said the	09:41:45
3	only possible peripheral bridge in Figure 15 is	09:41:47
4	the PCI-SCI adapter.	09:41:52
5	A. Okay, wait a minute, I have now	09:42:01
6	lost my text. We were at page?	09:42:04
7	Q. Bottom of page 100 of your	09:42:08
8	declaration.	09:42:13
9	A. And we are talking about claim 31?	09:42:18
10	Q. Right.	09:42:21
11	A. In the '814. Right, I mean it	09:42:26
12	says:	09:42:59
13	"... peripheral bridge coupled to said	09:43:00
14	microprocessor unit without any intervening	09:43:02
15	Peripheral Component Interconnect (PCI) bus, said	09:43:04
16	peripheral bridge coupled to said second LVDS	09:43:07
17	channel to communicate ..."	09:43:10
18	-- and so forth:	09:43:10
19	"... address and data bits of PCI bus	09:43:13
20	transactions."	09:43:16
21	So, since you have the limitation of	09:43:17
22	having these LVDS links, in the context of	09:43:18
23	Bogaerts that end would have to be the SCI link,	09:43:26
24	right?	09:43:29
25	Q. Okay.	09:43:30

1	A. And then basically all the	09:43:32
2	building blocks are based on a PCI-SCI adapter	09:43:39
3	and then you have PCI in between.	09:43:42
4	Q. Right, but the peripheral bridge,	09:43:44
5	if the peripheral bridge, the combination is one	09:43:47
6	block that is the PCI-SCI adapter and the PCI	09:43:54
7	set, on the one hand it would be connected to	09:43:58
8	an LVDS channel, the SCI ring, right?	09:44:01
9	MR. DAVIS: Object to form.	09:44:07
10	THE WITNESS: So --	09:44:11
11	BY MR. BUROKER:	09:44:13
12	Q. Let me just break it down. You	09:44:13
13	agree that the PCI-SCI adapter is connected to	09:44:15
14	the SCI ring which is a low-voltage differential	09:44:17
15	signal channel, right?	09:44:23
16	A. Yes.	09:44:24
17	Q. And you agree that the PCI set is	09:44:25
18	connected to the CPU?	09:44:29
19	A. Yes.	09:44:31
20	Q. And do you agree that that is not	09:44:31
21	using a PCI bus?	09:44:38
22	MR. DAVIS: Object to form.	09:44:40
23	THE WITNESS: You mean the front side	09:44:42
24	bus of the CPU?	09:44:43
25	///	09:44:45

1	BY MR. BUROKER:	09:44:45
2	Q. Right, the connection between the	09:44:45
3	PCI set and the CPU?	09:44:49
4	MR. DAVIS: Object to form.	09:44:51
5	BY MR. BUROKER:	09:44:53
6	Q. Is that a PCI bus connection?	09:44:53
7	MR. DAVIS: Object to form. Asked and	09:44:56
8	answered.	09:44:58
9	MR. BUROKER: No, he didn't.	09:44:59
10	BY MR. BUROKER:	09:44:59
11	Q. Go ahead.	09:45:01
12	MR. DAVIS: He answered that question	09:45:03
13	earlier.	09:45:04
14	MR. BUROKER: No, he didn't.	09:45:05
15	BY MR. BUROKER:	09:45:05
16	Q. Go ahead.	09:45:06
17	MR. DAVIS: He did. He can answer it	09:45:07
18	again, but he answered it earlier.	09:45:08
19	BY MR. BUROKER:	09:45:11
20	Q. You can answer.	09:45:11
21	A. In this case the figure says that	09:45:15
22	there is a Pentium processor being used and the	09:45:18
23	Pentium processor has a front side bus which is	09:45:23
24	not PCI.	09:45:26
25	Q. Okay, so the connection between	09:45:31

1 PCI set to that front side bus would be some 09:45:32
2 other kind of bus other than PCI, correct? 09:45:35

3 A. In the term of art it's called the 09:45:38
4 front side bus, yes. It's a bus tuned for the 09:45:40
5 highest possible performance because this is 09:45:43
6 where the processor gets all its information from 09:45:46
7 and you may have heard about memory bottleneck in 09:45:49
8 all computers these days, so this is place where 09:45:56
9 usually computers suffer performance-wise, and 09:45:59
10 this is the place which is highly optimized, and 09:46:02
11 a peripheral bus, like PCI, would not be the 09:46:06
12 right thing to solve. 09:46:08

13 Q. So then you next look at 09:46:12
14 Figure 13, and you say in paragraph 160: 09:46:33

15 "... the only system in Bogaerts that 09:46:37
16 can be a peripheral bridge without an intervening 09:46:39
17 PCI bus is found in Figure 13." 09:46:41

18 And you draw a red box around some of 09:46:49
19 the components in the top-right section of Figure 09:46:56
20 13, right? 09:47:00

21 A. Yes. 09:47:04

22 Q. And those components that are in 09:47:12
23 the red box on page 101 of your '814 declaration, 09:47:15
24 would connect to one or more CPUs via a bus 09:47:19
25 that's not a PCI bus. Is that your 09:47:22

1	interpretation?	09:47:24
2	A. If I take that in the context of	09:47:25
3	the reference we had at the time, then CPU what	09:47:29
4	is stated here would be something like a Pentium	09:47:35
5	CPU, or something similar from a different	09:47:38
6	vendor, and in that case this bus would not be	09:47:40
7	PCI.	09:47:44
8	Q. Right. And if you substituted, in	09:47:48
9	fact if you took what was either of the systems	09:47:51
10	shown in Figure 15, and plugged those into this	09:47:58
11	SCI architecture in Figure 13, you would have the	09:48:05
12	same thing. You would have CPUs that would be	09:48:09
13	connecting to various components using a non-PCI	09:48:14
14	bus, right?	09:48:18
15	MR. DAVIS: Object to form.	09:48:21
16	THE WITNESS: That I'm not sure I	09:48:22
17	understood.	09:48:24
18	BY MR. BUROKER:	09:48:25
19	Q. Well, never mind. You could use	09:48:25
20	the configurations shown in Figure 15 and connect	09:48:29
21	those configurations to this SCI ring shown in	09:48:34
22	Figure 13, couldn't you?	09:48:37
23	MR. DAVIS: Object to form.	09:48:39
24	THE WITNESS: SCI is an established	09:48:43
25	standard, so every SCI device compliant with that	09:48:44

1 standard can be connected to a larger SCI network 09:48:48
2 with a large variety of different configurations. 09:48:53
3 So, of course, one could take the SCI ring of 09:48:57
4 Figure 15 and connect it to the SCI ring as shown 09:49:00
5 in Figure 13 of the Bogaerts reference, certainly 09:49:07
6 true. While I should say the ring here is only 09:49:11
7 an oversimplification, of course, that is the 09:49:14
8 same thing such as all the other functionality 09:49:17
9 you have to have in a larger network. 09:49:20
10 BY MR. BUROKER: 09:49:20
11 Q. And so those components in 09:49:25
12 Figure 15 could connect to an SCI ring which 09:49:29
13 would then enable them to connect to a disk 09:49:31
14 subsystem or an I/O expansion as shown in 09:49:35
15 Figure 13, right? 09:49:40
16 MR. DAVIS: Object to form. 09:49:43
17 THE WITNESS: Every device connected to 09:49:46
18 an SCI network can, contingent upon the correct 09:49:48
19 setting of all the address mapping and access 09:49:51
20 control and everything, proper initialization, in 09:49:53
21 principle communicate with every other node, I 09:49:57
22 mean this is the idea of such a network, and that 09:49:59
23 includes particular I/O subsystems of any sort. 09:50:02
24 BY MR. BUROKER: 09:50:24
25 Q. And the reason why you say what 09:50:24

1	you've labeled here as the potential bridge	09:50:31
2	doesn't transmit PCI bus transaction information	09:50:39
3	is because at the PCI-SCI adapter the address and	09:50:41
4	command information would be discarded and an SCI	09:50:50
5	packet would be created; is that correct?	09:50:57
6	MR. DAVIS: Object to form.	09:51:00
7	THE WITNESS: Which particular signal	09:51:10
8	flow are you discussing now? I'm a bit lost.	09:51:11
9	BY MR. BUROKER:	09:51:16
10	Q. I'm trying to understand your	09:51:16
11	explanation in paragraph 160.	09:51:18
12	A. Okay.	09:51:20
13	Q. You say the peripheral bridge in	09:51:20
14	Figure 13 that's connected directly to	09:51:24
15	a microprocessor without any intervening PCI is	09:51:26
16	what you put a red box around in the top	09:51:30
17	right-hand side.	09:51:35
18	A. Right.	09:51:36
19	Q. Correct?	09:51:37
20	A. Correct.	09:51:38
21	Q. Okay.	09:51:38
22	A. Because link controller is one of	09:51:40
23	the new devices which Dolphin had produced	09:51:41
24	capable of generating SCI packets out of the	09:51:45
25	front side bus of that particular chip and that	09:51:50

1 would have to be interfaced somehow to the memory 09:51:52
2 and cache controller dealing with the CPUs. 09:51:54
3 Whereas in this diagram the cache controller 09:51:59
4 would have been to something like a level 3 cache 09:52:01
5 controller which at that time was, indeed, 09:52:04
6 external, but, yeah, that would be the 09:52:06
7 functionality. 09:52:08
8 Q. Okay, and that is connected to 09:52:10
9 an LVDS channel in the form of the SCI network? 09:52:12
10 A. Correct. 09:52:18
11 Q. Right. So then the part that you 09:52:18
12 think is missing from that element of claim 31 is 09:52:21
13 you don't believe it communicates address and 09:52:27
14 data bits of PCI bus transaction in serial form, 09:52:29
15 correct? 09:52:33
16 A. Yes. 09:52:33
17 Q. You disagree that it transmits 09:52:34
18 something in serial form, which is the SCI 09:52:36
19 packet, right? 09:52:40
20 A. Yes. 09:52:41
21 Q. It's just not address and data 09:52:41
22 bits of PCI bus transaction, right? 09:52:45
23 A. Yes. 09:52:47
24 Q. Does it communicate data bits of 09:52:47
25 PCI bus transaction? 09:52:52

1 MR. DAVIS: Object to form. 09:52:52

2 THE WITNESS: It transmits some data 09:53:04

3 which, depending on the configuration of the 09:53:07

4 system, and the target address of that packet, 09:53:09

5 may result finally in it being data as part of 09:53:12

6 a PCI transaction on the remote node. 09:53:21

7 BY MR. BUROKER: 09:53:27

8 Q. Okay. But you don't agree in any 09:53:27

9 -- strike that. 09:53:30

10 It's your opinion that a person of skill 09:53:33

11 in the art reading the Bogaerts reference would 09:53:36

12 understand that the address information of a bus 09:53:40

13 transaction, PCI bus transaction would be 09:53:47

14 discarded and therefore wouldn't be communicated 09:53:50

15 over the SCI network; is that correct? 09:53:52

16 A. That there would have to be 09:53:55

17 an appropriate set of address translations 09:53:58

18 implemented in order to enable such functionality 09:53:59

19 to work, yes. 09:54:01

20 But, I mean, I understand what you're 09:54:03

21 trying to get to, namely to say if there is 09:54:07

22 finally a PCI transaction there has to be some 09:54:11

23 content, some gist of it already present on the 09:54:14

24 originating node. And I mean very placative 09:54:19

25 I would say, if you submit a print job from your 09:54:27

1 computer and at the final end a document is being 09:54:32
2 printed, the same arguments could hold true, 09:54:35
3 arguing well the content on that paper somehow 09:54:38
4 was or had to be already on the computer 09:54:41
5 otherwise the printer couldn't have printed. But 09:54:43
6 that doesn't allow the conclusion that the paper 09:54:45
7 had to go through the network because at the 09:54:47
8 final end paper came out, right? So, I mean, if 09:54:50
9 the term says "data of a PCI bus transaction", 09:54:55
10 and at the stage where this whole thing is 09:55:00
11 initiated, packets generated and so forth, there 09:55:06
12 is no context of a PCI transaction. In fact, 09:55:10
13 after an initialization of that system, the 09:55:14
14 particular program issuing such transaction 09:55:18
15 doesn't even need to know whether or not this at 09:55:22
16 the far end ends up being a PCI transaction or 09:55:25
17 something else, or a VME transaction for that 09:55:29
18 matter, totally irrelevant. I mean this is one 09:55:30
19 of the powerful features of our system, that it 09:55:33
20 allows to abstract away from that. 09:55:36
21 Q. In Figure 15 you I think agreed 09:55:49
22 that the LAN would normally be understood to be 09:56:02
23 connected to that PCI bus; is that correct? 09:56:06
24 A. Yes. 09:56:08
25 Q. So a transaction from the LAN, to 09:56:09

1 communicate back to the CPU the LAN would have to 09:56:23
2 be able to create a PCI bus transaction on the 09:56:26
3 PCI bus shown in Figure 15, right? 09:56:32
4 A. You mean the right portion of 09:56:36
5 Figure 15? 09:56:39
6 Q. Right, the right-hand portion, the 09:56:39
7 LAN there. 09:56:42
8 A. Agreed, for the missing link to 09:56:43
9 this LAN interface. 09:56:45
10 Q. Assuming that there is 09:56:46
11 a connection, that LAN would need to create a PCI 09:56:48
12 bus transaction on the PCI bus to be able to 09:56:51
13 communicate back with the VME Pentium CPU shown 09:56:55
14 there, right? 09:57:00
15 A. Yes. 09:57:00
16 Q. And if that LAN wanted to 09:57:04
17 communicate over to the Intel Pentium on the 09:57:07
18 left-hand side, it would create a PCI bus 09:57:14
19 transaction that would go on the PCI bus and the 09:57:16
20 PCI-SCI adapter would then do its job and send 09:57:19
21 something over the SCI ring, correct? 09:57:22
22 A. Yeah. For the arguments we have 09:57:28
23 been using so far, it doesn't matter whether or 09:57:30
24 not the LAN controller or the CPU initiates the 09:57:36
25 PCI bus transaction. Basically the PCI-SCI 09:57:39

1 interface sees the PCI bus transaction. In fact, 09:57:46
2 PCI has no functionality to allow the target 09:57:48
3 device to identify who is the initiator of this, 09:57:52
4 it doesn't know who it is talking to. And if the 09:57:54
5 right addresses and all the pre-configuration is 09:57:59
6 done correctly then the PCI bus interface would 09:58:02
7 do its thing. However this is pretty much the 09:58:06
8 last thing one would want to do. 09:58:10

9 Q. The PCI-SCI adapter, it must have 09:58:12
10 its own address then on the PCI bus; is that 09:58:19
11 right? 09:58:23

12 A. Yeah. 09:58:23

13 Q. Okay. 09:58:24

14 A. It has an address window. So 09:58:25
15 normally the PCI-SCI adapter would present itself 09:58:26
16 as a bridge device which means it could have 09:58:33
17 a huge address space behind it. The amount of 09:58:37
18 address space inside the PCI address sometimes is 09:58:42
19 configurable, because, for example, in a 32-bit 09:58:47
20 PCI space it wouldn't make sense to present 09:58:50
21 a 4 gigabyte window because then you cannot have 09:58:56
22 any other PCI devices left, then there are no 09:58:58
23 addresses left. So we have a certain amount of 09:58:59
24 memory window which is configured in the 09:59:01
25 initialization phase of the computer, a base 09:59:07

1 address is assigned to this adapter, and if then 09:59:09
2 the adapter sees a PCI transaction hitting any 09:59:12
3 part of that window, it will have to start doing 09:59:16
4 some of those things you have been discussing. 09:59:20
5 What is often done is that different regions 09:59:24
6 within this window can have different 09:59:27
7 functionality being triggered; different address 09:59:30
8 translations for these particular windows 09:59:34
9 addressing different nodes and so forth. 09:59:37
10 Q. And on that PCI bus physical 09:59:45
11 addressing is used, but then your contention is 09:59:49
12 that once you are in the SCI domain virtual 09:59:53
13 addressing is used, right? 10:00:00
14 MR. DAVIS: Object to form. 10:00:01
15 THE WITNESS: TNet likes to call them 10:00:03
16 virtual addresses, I believe SCI just calls them 10:00:05
17 SCI addresses which are something similar because 10:00:07
18 there is no direct one-to-one relationship. The 10:00:14
19 way I like to define physical addresses is that 10:00:16
20 to every given particular physical address there 10:00:21
21 is a one-to-one relationship of a particular 10:00:24
22 device or nothing, right -- not every address has 10:00:28
23 a device associated to it -- while all other 10:00:32
24 addresses which are translated can have different 10:00:36
25 meanings. 10:00:39

1	BY MR. BUROKER:	10:00:40
2	Q. And so an SCI address is a 64-bit	10:00:41
3	address?	10:00:44
4	A. Yes.	10:00:45
5	Q. And it's your understanding that	10:00:45
6	in your PCI-SCI adapter none of those 32 address	10:00:55
7	bits from the PCI bus transaction were used to	10:00:59
8	create the 64-bit SCI address; is that correct?	10:01:02
9	MR. DAVIS: Object to form.	10:01:08
10	THE WITNESS: We had the discussion	10:01:09
11	about address translation yesterday where I tried	10:01:11
12	to outline --	10:01:14
13	BY MR. BUROKER:	10:01:15
14	Q. But yesterday we weren't talking	10:01:15
15	about SCI, I'm asking specifically about your	10:01:17
16	PCI-SCI adapter. So you're clear on the	10:01:20
17	question: your PCI-SCI adapter, did it use the	10:01:22
18	32 bits from the address to create the 64-bit	10:01:26
19	address?	10:01:29
20	MR. DAVIS: Object to form.	10:01:30
21	BY MR. BUROKER:	10:01:30
22	Q. I want to make sure the question	10:01:33
23	was clear.	10:01:34
24	A. I understood the question. What I	10:01:34
25	was trying to say is that basically every address	10:01:36

1 translation is based on certain pages and page 10:01:39
2 numbers. It wouldn't make sense to translate the 10:01:41
3 address of every individual byte because then the 10:01:45
4 address translation table needs more space than 10:01:47
5 the memory associated to that address, right? So 10:01:49
6 there is always a set of some sort of paging. 10:01:55
7 I would have to check, I believe I used also 10:02:03
8 4-kilobyte pages but there I'm not 100 percent 10:02:08
9 sure, but it would make some sense to match it to 10:02:11
10 the paging of a computer, which means the lower 10:02:15
11 12 bits of the PCI address would be transmitted 10:02:19
12 unchanged. The higher bits would be the index 10:02:23
13 into some sort of a lookup table, could be 10:02:27
14 a multi-stage lookup table, to convert them into 10:02:31
15 the SCI address being attached to that and then 10:02:34
16 off it goes. So also the lower 12 bits of 10:02:39
17 the virtual address of a processor are translated 10:02:46
18 directly unchanged into the physical address and 10:02:50
19 there are technical reasons for that, otherwise 10:02:52
20 the address translation would dramatically slow 10:02:54
21 down the CPU. 10:02:57
22 Q. And I think you said you are not 10:02:58
23 sure how the Dolphin people created their SCI 10:03:02
24 addresses from PCI bus address; is that correct? 10:03:10
25 A. Yes, I have not worked a lot with 10:03:13

1 this device, it wasn't my focus. And now this is 10:03:17
2 a bit too long ago that I can remember these 10:03:21
3 details. 10:03:24
4 Q. And there's a PRO-SCI device 10:03:25
5 that's discussed this in document. You didn't 10:03:32
6 work on that one either? 10:03:34
7 A. Let me just check quickly. 10:03:35
8 Q. It's shown in Figure 14, and 10:03:37
9 discussed in a couple of other places. 10:03:39
10 A. Ah, yeah, yeah, this is the device 10:03:50
11 which is supposed to be connecting directly to 10:03:51
12 the front side bus of the processor, right? 10:03:53
13 Q. Right. 10:03:55
14 A. So, the idea is going in the exact 10:03:56
15 direction because for a network like SCI, PCI was 10:03:59
16 an infinitely slow bus, right? SCI was designed 10:04:08
17 to run at speeds of a gigabyte per second, which 10:04:13
18 at that time was unbelievably fast. Today we do 10:04:15
19 this very comfortably where PCI 32-bit 10:04:19
20 33 megahertz is 120 megabytes per second, it's 10:04:26
21 roughly a factor eight slower. So, of course, 10:04:31
22 there was some interest to do away with this 10:04:35
23 limitation and connect more directly to the front 10:04:38
24 side bus. But to my knowledge now, this is 10:04:40
25 mentioned on page 16, let me just see, do you 10:04:42

1 remember which section it was? 10:04:45

2 Q. I was just asking a simple 10:04:46

3 question whether you worked on the PRO-SCI 10:04:50

4 device, not how it worked. 10:04:52

5 A. My point is I don't believe it 10:04:54

6 existed at that time, it was only mentioned here 10:04:56

7 as work in progress, to come soon, but this is 10:04:58

8 why I wanted to check. Consequently I couldn't 10:05:01

9 have worked on it anyway. It doesn't say much 10:05:03

10 about it here. 10:05:14

11 Q. Okay. A couple of quick questions 10:05:15

12 in the time I have remaining here. 10:05:17

13 We talked yesterday about the CERN 10:05:19

14 library. Do you know whether the CERN library in 10:05:21

15 1996 had a searchable database that was on the 10:05:27

16 internet for people to use to see what was in the 10:05:32

17 CERN library? 10:05:34

18 A. I don't know that. 10:05:35

19 Q. Okay. And do you know whether the 10:05:36

20 CERN library participated in repository exchange 10:05:39

21 programs with other libraries where other 10:05:46

22 libraries could borrow books from CERN and vice 10:05:49

23 versa in the 1996 timeframe? 10:05:53

24 A. I'm unaware of that. There are 10:06:00

25 only some very, very few local universities in 10:06:05

1	the area, the next is Lausanne which is 80	10:06:07
2	kilometers away. And copyright-wise I would	10:06:11
3	expect some hefty problems if an international	10:06:17
4	organization, which is basically having complete	10:06:20
5	diplomatic immunity, is loaning a book to	10:06:23
6	a university in another country, because this is	10:06:28
7	what you basically have here. But, I mean, I	10:06:30
8	don't know whether that was the practice. I	10:06:33
9	certainly never tried to loan a book or	10:06:35
10	a publication from CERN, I would only use it from	10:06:38
11	my university library which would be any way more	10:06:43
12	convenient.	10:06:47

13	Q. One quick follow-up question on	10:06:47
14	encoding. Is taking something that's parallel	10:06:50
15	and converting it into some serial format, does	10:06:55
16	that meet your definition of encoded?	10:06:59

17 A. I believe I -- 10:07:02

18 MR. DAVIS: Object to form. 10:07:03

19 THE WITNESS: -- wrote that and I 10:07:05

20 believe that's -- let me just check. 10:07:06

21 BY MR. BUROKER: 10:07:09

22 Q. I think it is. 10:07:09

23 A. 78 on '814, right? 10:07:11

24 0. Yeah. 10:07:14

25 A. "Therefore the [broadest

10:07:27

1 reasonable interpretation] of 'encode' in light 10:07:29
2 of the specification ...". 10:07:30
3 -- this is why I like to refer to the 10:07:31
4 particular patent -- 10:07:33
5 "... is 'a reversible operation that 10:07:33
6 turns signals into bits, packetizes bits into 10:07:35
7 a specified size packet, or orders bits onto one 10:07:39
8 or more serial transmission lines'". 10:07:41
9 So then the answer to your question is 10:07:43
10 yes, it meets that statement specification. 10:07:45
11 MR. BUROKER: Respectful of our 10:07:52
12 agreement, I am out of time. I think you have 10:07:54
13 got your time, I will pass over the witness to 10:07:56
14 your counsel. 10:07:58
15 MR. DAVIS: All right, can we go off 10:08:00
16 the record for a minute? 10:08:02
17 (Brief recess 10:08 a.m. - 10:18 a.m.) 10:18:51
18 EXAMINATION 10:18:56
19 BY MR. DAVIS: 10:18:58
20 Q. Dr. Lindenstruth, thank you for 10:18:59
21 being here today. This is the portion of your 10:19:00
22 deposition that's called redirect. I have four 10:19:02
23 hours under the agreement between the parties, 10:19:05
24 but I hope it won't take me that long. 10:19:07
25 The first thing. Mr. Buroker asked you 10:19:14

1 a lot of questions today and yesterday about your 10:19:17
2 declaration. Aside from a few of the typos that 10:19:19
3 you mentioned, you still stand behind the 10:19:23
4 opinions as set out in your declarations of the 10:19:27
5 '814 and '873 IPRs; is that correct? 10:19:31
6 A. Yes, I do. Yeah. 10:19:37
7 Q. And yesterday Mr. Buroker asked 10:19:38
8 you about your background, you remember that? 10:19:42
9 A. I remember that, yeah. 10:19:44
10 Q. Do you remember the discussion 10:19:45
11 about LHC, the acronym? 10:19:52
12 A. Yes. 10:19:54
13 Q. I don't know that the full long 10:19:55
14 form of that was ever discussed. Could you tell 10:19:58
15 me what LHC stands for? 10:20:03
16 A. LHC stands for Large Hadron 10:20:07
17 Collider, which is the accelerator built at CERN 10:20:10
18 to which the experiments are connected. 10:20:14
19 Q. And, let's see, you were asked 10:20:26
20 some questions about the RD24 status report, 10:20:29
21 which we've been referring to as the Bogaerts 10:20:35
22 reference, right? 10:20:37
23 A. That's correct. 10:20:39
24 Q. And that's EMC Exhibit 1011 in the 10:20:40
25 '814 Patent IPR; is that correct? 10:20:45

1 A. Yes, I think so. 10:20:50

2 Q. Now, I think you mentioned that 10:20:51

3 not all of the functionality disclosed in the 10:20:59

4 Bogaerts reference had been implemented at the 10:21:02

5 time it was presented at the RD24 Committee; is 10:21:04

6 that correct? 10:21:07

7 MR. BUROKER: Objection to form. 10:21:09

8 BY MR. DAVIS: 10:21:11

9 Q. Let me re-ask that in a less 10:21:11

10 leading way. 10:21:14

11 Are you aware if all of the 10:21:16

12 functionality disclosed in the RD24 status report 10:21:18

13 had been implemented at the time it was presented 10:21:21

14 to the RD24 Committee. 10:21:24

15 MR. BUROKER: Objection to form. 10:21:29

16 THE WITNESS: I mean this is a status 10:21:30

17 report of ongoing work and one has to understand 10:21:32

18 that there have been quite a few of such research 10:21:37

19 and development projects for different 10:21:41

20 technologies and several of them were in direct 10:21:43

21 competition, so this is not only a status report 10:21:45

22 of ongoing work but it also says how useful could 10:21:48

23 this be if done in its final form, where the 10:21:52

24 final form would end up being many, many years 10:21:56

25 ahead in time, right? I mean we're talking here 10:21:58

1 1996 and at that time I believe the scheduled 10:22:01
2 operation for the LHC was 2005. Nine years in 10:22:04
3 the future. And even 2005 it didn't happen. 10:22:07
4 So there is some content in here which 10:22:13
5 is, so to say, a sketch what could happen, and 10:22:17
6 there is in particular for the PCI-SCI adapter 10:22:21
7 quite a bit of functionality which did not yet 10:22:30
8 exist. So, for instance, on page 10 there is 10:22:32
9 a list of features which were implemented but 10:22:39
10 there are also features which are not yet 10:22:44
11 implemented and that includes the transparent 10:22:47
12 transactions, which is exactly that functionality 10:22:50
13 we have been discussing quite a bit of also this 10:22:53
14 morning. I should probably mention that in this 10:22:59
15 particular context, in particular the 10:23:01
16 functionality to make such an interface perform 10:23:05
17 at least at some level, ended up in me submitting 10:23:08
18 another patent which was approved later. 10:23:14
19 So there is some highly complex 10:23:16
20 functionality in here and not everything is 10:23:18
21 either disclosed in here or even yet done. 10:23:20
22 BY MR. DAVIS: 10:23:26
23 Q. Is the disclosure in your opinion 10:23:28
24 in the Bogaerts reference enough to enable 10:23:31
25 a person of ordinary skill in the art to create 10:23:34

1 a system such as that described in the '814 10:23:38
2 Patent, claim 31? 10:23:44

3 MR. BUROKER: Objection; outside the 10:23:45
4 scope of his declaration, outside the scope of 10:23:47
5 cross. Go ahead. 10:23:48

6 THE WITNESS: I mean claim 31, '814. 10:23:53
7 This is the wrong document. Let me just pull 10:23:58
8 this out one more time. 10:24:05

9 Right, I mean, this is the method claim 10:24:17
10 for operating a computer system where an ACM 10:24:20
11 inserted into a console, with a microprocessor, 10:24:24
12 various LVDS channels, the peripheral bridges and 10:24:30
13 including the security program which we haven't 10:24:37
14 discussed much about. 10:24:39

15 So in order to put such a system 10:24:41
16 together, I mean I have made the statement that 10:24:44
17 SCI would not be the technology which would be 10:24:54
18 useful to do that at all. So consequently 10:24:56
19 a person of ordinary skill in the art couldn't do 10:24:59
20 it at all. And, second, one has to understand 10:25:01
21 that what we are discussing here is basically the 10:25:05
22 context of massive parallel high-performance 10:25:09
23 computer systems, which is not part of the 10:25:13
24 standard curriculum of a bachelor in computer 10:25:17
25 science. I believe I said something like that 10:25:21

1 earlier, too. 10:25:23

2 BY MR. DAVIS: 10:25:38

3 Q. You mentioned that the disclosure 10:25:38

4 in the Horst reference yesterday was extremely 10:25:40

5 high-level in response to Mr. Buroker's 10:25:44

6 questions; is that correct? 10:25:47

7 A. I believe that's correct, yes. 10:25:48

8 Q. Is the disclosure in the Horst 10:25:51

9 reference sufficient to allow a person of 10:25:53

10 ordinary skill in the art to create the system 10:25:58

11 disclosed in the Horst reference? 10:26:01

12 MR. BUROKER: Objection to form, 10:26:04

13 objection outside the scope of his declaration 10:26:06

14 and outside the scope of cross. 10:26:09

15 THE WITNESS: You just asked whether 10:26:17

16 a person of ordinary skill in the art would be 10:26:18

17 able to reproduce Horst itself, not in light of 10:26:20

18 the patents, correct? 10:26:23

19 BY MR. DAVIS: 10:26:25

20 Q. Correct. 10:26:26

21 A. I mean same argument, this is 10:26:33

22 another variant of a massive parallel computer 10:26:35

23 system. The network is more simple than SCI 10:26:40

24 because it doesn't have cache coherency 10:26:43

25 functionality yet, it is a complex network of 10:26:46

1	which only some very little sketchy details are	10:26:49
2	disclosed in here. So to build the TNet system	10:26:53
3	as disclosed here there is certainly by far not	10:26:59
4	enough information. To build something like TNet	10:27:01
5	would certainly require a lot more than one	10:27:06
6	person of ordinary skill in the art, one would	10:27:09
7	require different specializations, you have very	10:27:12
8	high-speed physical layers inside the network,	10:27:16
9	you have a complex network structure, there are	10:27:18
10	routers shown here, routing functionality, there	10:27:22
11	is redundant signal paths in here. That opens	10:27:27
12	the entire context of a sequential consistency	10:27:29
13	for computers. What happens if a packet sent	10:27:37
14	later bypasses a packet which is in congestion in	10:27:39
15	another path and so forth?	10:27:43
16	So, I read this Horst reference as	10:27:47
17	a document which shows the overall concept of	10:27:53
18	TNet for a person to understand that there is	10:27:57
19	some substance behind it, but it's certainly not	10:28:00
20	enough to build it and I would expect that Tandem	10:28:03
21	would never have allowed Horst to do that because	10:28:07
22	it's a proprietary product which they would want	10:28:10
23	to use for themselves and sell and wouldn't want	10:28:12
24	to have anybody copy it.	10:28:15
25	///	10:28:16

1 BY MR. DAVIS: 10:28:16

2 Q. Do you remember when Mr. Buroker 10:28:17

3 asked you yesterday if a single PCI bus 10:28:19

4 transaction was sufficient to meet the terms of 10:28:23

5 claim 24's limitation. 10:28:27

6 MR. BUROKER: Objection to form. 10:28:29

7 THE WITNESS: I am not exactly sure, 10:28:30

8 there have been so many questions. Yes, could 10:28:32

9 well be. 10:28:37

10 BY MR. DAVIS: 10:28:40

11 Q. So I have a question. Does the 10:28:40

12 Horst reference -- which is Exhibit 1009, I 10:28:42

13 believe, in the '814 IPR -- disclose even a 10:28:51

14 single PCI bus transaction across the TNet system 10:28:57

15 area network? 10:29:00

16 A. It does not disclose this. 10:29:01

17 MR. BUROKER: I'm sorry, objection; 10:29:04

18 form to that question and the answer. Sorry, I 10:29:06

19 wasn't quick enough. Go ahead. 10:29:09

20 Just as you had to wait for your 10:29:16

21 counsel, I'm in the reverse role so just give me 10:29:17

22 a quick second, if you would. 10:29:20

23 THE WITNESS: I apologize. 10:29:22

24 MR. BUROKER: It is my fault, I wasn't 10:29:23

25 very quick that time. 10:29:25

1 THE WITNESS: And I shouldn't shoot too 10:29:26
2 fast, as I didn't before. 10:29:29
3 BY MR. DAVIS: 10:29:35
4 Q. In reference to claim 24 of the 10:29:35
5 '814 Patent, Mr. Buroker asked you yesterday 10:29:38
6 about the difference between encoded data of 10:29:51
7 peripheral component interconnect bus transaction 10:29:54
8 in the first limitation, and address and data 10:29:58
9 bits of PCI bus transaction in the later 10:30:03
10 limitations of claim 24. 10:30:07
11 A. Yes. 10:30:11
12 Q. Does your opinion that 10:30:11
13 a northbridge to communicate address and data 10:30:16
14 bits of a PCI transaction depend on how you 10:30:18
15 interpret encoded data of PCI bus transaction in 10:30:24
16 the first limitation? 10:30:28
17 MR. BUROKER: Objection; form. 10:30:30
18 THE WITNESS: I'm not sure I understand 10:30:39
19 the question. 10:30:41
20 BY MR. DAVIS: 10:30:42
21 Q. Okay. 10:30:42
22 A. We have "transmit encoded data" in 10:30:43
23 the first part of the claim and then later we 10:30:45
24 have "to communicate address and data bits of PCI 10:30:48
25 bus transaction". Since it's in the same claim 10:30:52

1 I would assume that they are encoded. 10:30:54

2 Q. I guess I'm going after a slightly 10:31:00

3 different question. Whether or not encoded data 10:31:02

4 of PCI component bus or peripheral component 10:31:07

5 interconnect bus transaction also includes the 10:31:12

6 address of a PCI bus transaction doesn't depend 10:31:15

7 on whether address and data bits of a PCI bus 10:31:20

8 transaction includes PCI address information, 10:31:25

9 does it? 10:31:27

10 MR. BUROKER: Objection to form. 10:31:28

11 THE WITNESS: I would agree. 10:31:31

12 BY MR. DAVIS: 10:31:47

13 Q. So, in your opinion, the fact that 10:31:48

14 a northbridge to communicate address and data 10:31:52

15 bits of a PCI bus transaction -- strike that. 10:31:54

16 I'll come back to that. 10:32:05

17 Let's turn to paragraph 114 of your '814 10:32:20

18 declaration. For the record that's Exhibit 2021 10:32:23

19 in IPR 2014-01469. And when I've been referring 10:32:32

20 to the '814 IPR I've been referring to that IPR 10:32:40

21 number. 10:32:43

22 So on page 77, Mr. Buroker asked you 10:32:58

23 about a sentence starting at the top of the page: 10:33:02

24 "... they require the address and data 10:33:13

25 phases of a PCI bus transaction, which include 10:33:16

1 the PCI address bus command information during 10:33:19
2 the address phase ... and the PCI data and byte 10:33:22
3 enables during the data phases ..." 10:33:26
4 Do you see that? 10:33:29
5 A. Yeah. 10:33:30
6 Q. I'd like to point you back to 10:33:31
7 page 34 of your declaration. You see at the top 10:33:37
8 there, there's a section that's headed "2.2.2. 10:33:44
9 Address and Data Pins"? 10:33:49
10 A. Page 32. 10:33:55
11 Q. 34, sorry. 10:33:56
12 A. Yes. This is an excerpt from the 10:33:59
13 PCI specification. 10:34:04
14 Q. So, do you see where it says, "AD 10:34:07
15 [31::00]"? 10:34:12
16 A. Yeah. 10:34:16
17 Q. Can you read the second sentence 10:34:16
18 starting with "A" on the first line? 10:34:19
19 A. "For I/O, this is a byte address; 10:34:23
20 for configuration in memory, it is a [double] 10:34:24
21 word address. During the data phases [address 10:34:27
22 data] [7::00] contain the least significant byte 10:34:32
23 (lsb) and AD[31::24] contain the most significant 10:34:35
24 byte (msb).". 10:34:38
25 Q. Okay, so I was talking about the 10:34:40

1 paragraph above it. The first sentence is: 10:34:41

2 "Address and Data are multiplexed ..." 10:34:45

3 A. "Address and Data are multiplexed 10:34:47

4 on the same PCI pins. A bus transaction consists 10:34:47

5 of an address phase followed by one or more data 10:34:51

6 phases." 10:34:54

7 Q. And do you agree with that 10:34:54

8 statement? 10:34:56

9 A. Yeah, I mean this is the standard. 10:34:56

10 Q. Can you turn to the PCI local bus 10:34:59

11 specification which is Exhibit 2001 I think in 10:35:05

12 both IPRs. 10:35:07

13 A. Yes, I have it. 10:35:21

14 Q. This is page 25, go to page 25 of 10:35:21

15 the exhibit, which is page 9 of the document. 10:35:26

16 A. Yes. I have it. 10:35:29

17 Q. Does the section 2.2.2 there 10:35:30

18 accurately reflect the section excised on page 34 10:35:35

19 of your declaration? 10:35:40

20 A. Yeah, I copied that part. 10:35:41

21 Q. Can you read the 10:35:43

22 paragraph starting after "C/BE[3::0]"? 10:35:47

23 A. The third line of the third 10:35:55

24 paragraph, right? 10:35:56

25 I mean, I would read it as: 10:35:59

1 "[Command slash byte enable three 10:36:02
2 through zero] define the bus command (refer to 10:36:04
3 Section 3.1 for bus command definitions). During 10:36:08
4 the data phase [command slash byte enable] are 10:36:13
5 used as Byte Enables. The Byte Enables are valid 10:36:17
6 for the entire data phase and determine which 10:36:20
7 byte lanes carry meaningful data. [Command byte 10:36:24
8 enable 0 applies to byte 0 [the least significant 10:36:34
9 byte] and [command byte enable] 3 applies to byte 10:36:35
10 3 the [most significant byte]."

11 Q. Thank you, and if you turn back to 10:36:41
12 page 77, paragraph 114 of your declaration, the 10:36:43
13 '814 declaration. I don't know if you remember, 10:36:49
14 but Mr. Buroker asked you about the citation to 10:36:59
15 the PCI specification in that portion of your 10:37:02
16 declaration yesterday. Do you remember that? 10:37:07

17 A. I remember. 10:37:08

18 Q. Does the section of the PCI 10:37:09
19 specification you just read report your 10:37:12
20 construction of the PCI bus transaction as PCI 10:37:15
21 address and bus command information during the 10:37:20
22 address phase and PCI data and byte enables 10:37:22
23 during the data phases? 10:37:25

24 MR. BUROKER: Objection; form. 10:37:26

25 THE WITNESS: It does. It does. 10:37:29

1	BY MR. DAVIS:	10:38:10
2	Q. Do you remember yesterday when	10:38:10
3	Mr. Buroker asked you about the claim	10:38:11
4	construction standards you applied when forming	10:38:13
5	the opinions in your declaration?	10:38:15
6	A. I remember this discussion.	10:38:16
7	Q. I think there was some discussion	10:38:22
8	about paragraph 20.	10:38:24
9	A. Yes, I have it in front of me.	10:38:38
10	Q. Okay, so I just want to make sure,	10:38:40
11	because I got confused yesterday, did you apply	10:38:44
12	the broadest reasonable interpretation of claims	10:38:52
13	in light of the specification when you construed	10:38:55
14	terms of the patents?	10:39:04
15	A. Yes, I did.	10:39:06
16	Q. Mr. Buroker also discussed with	10:39:25
17	you the meaning of "PCI bus transaction" as	10:39:27
18	a "PCI standard bus transaction". You remember	10:39:32
19	that?	10:39:34
20	A. I remember that.	10:39:34
21	Q. The definition you set out in	10:39:35
22	paragraph 114, is that the definition you applied	10:39:51
23	in performing the analysis set out in your	10:39:54
24	declaration?	10:39:58
25	A. This is correct.	10:39:59

1 Q. Mr. Buroker also asked you about 10:40:00
2 the construction of "encoded", I believe; is that 10:40:14
3 correct? 10:40:20
4 A. This is correct. 10:40:20
5 Q. And you still agree or do you 10:40:21
6 still agree with the claim construction you set 10:40:36
7 out in paragraph 120 of your declaration? 10:40:38
8 A. Yes, absolutely I do. I believe I 10:40:46
9 already read it, and the preceding paragraphs 10:40:48
10 outline the reasoning for this conclusion. 10:40:53
11 Q. And yesterday Mr. Buroker asked 10:40:58
12 you some hypotheticals about specific cases of 10:41:01
13 schematics shown in the Horst reference. Do you 10:41:12
14 remember that? 10:41:16
15 MR. BUROKER: Objection to form, 10:41:17
16 mischaracterizes. 10:41:19
17 THE WITNESS: I sure do that. 10:41:22
18 BY MR. DAVIS: 10:41:24
19 Q. Did Mr. Buroker ask you to discuss 10:41:25
20 a system in Horst that only had one CPU memory 10:41:27
21 block and only a PCI interface? 10:41:30
22 A. Yes, I remember that. 10:41:34
23 Q. Is that schematic shown anywhere 10:41:35
24 in Horst? 10:41:40
25 MR. BUROKER: Objection to form. 10:41:41

1 THE WITNESS: It is not shown. 10:41:47

2 BY MR. DAVIS: 10:41:48

3 Q. Regardless of how the systems in 10:41:49

4 Horst were set together, would that change the 10:41:54

5 operation of the TNet system area network as 10:41:56

6 disclosed in Horst? 10:41:59

7 MR. BUROKER: Objection to form. 10:42:01

8 THE WITNESS: The TNet as set out here 10:42:04

9 has a defined functionality set and that is 10:42:05

10 independent of the number of nodes connected to 10:42:08

11 it so, no, it would not change. 10:42:12

12 BY MR. DAVIS: 10:42:25

13 Q. And is it true that even under 10:42:25

14 Mr. Buroker's hypothetical situation, that a PCI 10:42:27

15 standard address would never be transmitted over 10:42:31

16 the TNet system network? 10:42:35

17 MR. BUROKER: Objection; form. 10:42:37

18 THE WITNESS: I mean, according to what 10:42:39

19 is laid out in the reference we have here, the 10:42:40

20 Horst reference, this is correct. There are TNet 10:42:45

21 addresses and they are virtual addresses they are 10:42:49

22 translated addresses and it is spelt out in this 10:42:52

23 document. 10:42:54

24 BY MR. DAVIS: 10:43:09

25 Q. Is the same also true for the 10:43:09

1 systems disclosed in the Bogaerts reference? 10:43:12

2 That a PCI standard address would never be 10:43:17

3 transmitted over the SCI ring? 10:43:26

4 MR. BUROKER: Objection to form. 10:43:28

5 THE WITNESS: The arguments go 10:43:29

6 basically along the same lines, and the answer is 10:43:31

7 yes. It's a different address scheme, there's 10:43:33

8 more bits, but the principle is the same. 10:43:36

9 BY MR. DAVIS: 10:43:43

10 Q. Remember when Mr. Buroker asked 10:43:44

11 you about the IBM dictionary, Exhibit 2024? 10:43:45

12 A. Yes. 10:43:50

13 Q. And I believe he asked you 10:44:17

14 questions about code? 10:44:19

15 A. Yeah. 10:44:23

16 Q. Which is on page 4 of the exhibit, 10:44:23

17 page 111 of the document. 10:44:25

18 A. Correct. 10:44:32

19 Q. Can you tell me what the last 10:44:32

20 sub-definition in parentheses number 13 at the 10:44:36

21 bottom of code says? 10:44:42

22 MR. BUROKER: Objection outside the 10:44:44

23 scope of his declaration and cross. 10:44:46

24 THE WITNESS: It says: 10:44:52

25 "Pseudonym for encode." 10:44:53

1	BY MR. DAVIS:	10:45:15
2	Q. Do you remember when Mr. Buroker	10:45:15
3	asked you about IEEE 1394 FireWire yesterday?	10:45:17
4	A. Yes, I do remember.	10:45:20
5	Q. Is FireWire a communications	10:45:22
6	protocol?	10:45:30
7	A. Yes, it is.	10:45:30
8	Q. Is FireWire the same as PCI?	10:45:31
9	A. Absolutely not. I didn't want to	10:45:35
10	say much yesterday, in particular because I	10:45:44
11	hadn't available the FireWire standard, I pulled	10:45:47
12	it yesterday night. It is a 900-page document,	10:45:52
13	obviously I did not read everything, but I looked	10:45:55
14	over it to refresh my mind and I believe the	10:45:57
15	discussion was about the signalling, the physical	10:46:00
16	signalling in FireWire as opposed to LVDS or as	10:46:03
17	in contrast to LVDS.	10:46:07
18	Q. Do you remember when Mr. Buroker	10:46:26
19	asked you yesterday about a paper by Hans Muller,	10:46:29
20	"SCI implementation study for LHCb Data	10:46:35
21	Acquisition"? I think he marked it as	10:46:40
22	Exhibit 1027 in both.	10:46:42
23	A. I have it in front of me. I	10:46:45
24	remember.	10:46:48
25	Q. Is this document referenced	10:46:50

1 anywhere in your declaration? 10:46:52

2 A. It is not, I have seen it the 10:46:54

3 first time yesterday. 10:46:55

4 Q. So none of the opinions in your 10:46:57

5 declaration relate to this document in any way; 10:47:00

6 is that correct? 10:47:03

7 A. This is correct. 10:47:04

8 Q. I'd like to take you to the 10:47:08

9 references section on page 19 on the document. 10:47:11

10 If you look at bracket 6 there, it says: 10:47:22

11 "RD24 status report 1996." 10:47:25

12 Do you see that? 10:47:27

13 A. Yes, I see that. 10:47:29

14 Q. Is that a cite to the CERN library 10:47:30

15 at the end there? 10:47:36

16 A. No, this is -- and I believe I 10:47:37

17 said this or wrote this also in my declaration -- 10:47:38

18 this is the sunshine server which is one of the, 10:47:42

19 I believe, two machines which were used in the 10:47:47

20 RD24 project operated by the project leader of 10:47:50

21 the RD24, which was Hans Müller. 10:47:53

22 Q. And can you read the last portion 10:47:57

23 of that address after the slash, the last slash? 10:48:00

24 A. You mean "/PCI"? 10:48:05

25 Q. No, "/rd24.html", do you see that? 10:48:07

1 A. I'm sorry, I'm sorry, I was on the 10:48:15
2 wrong line. You mean "http://"? 10:48:17
3 Q. Yes, so if you go to the end of 10:48:26
4 the sunshine.cern.ch:8080/RD24, it says 10:48:32
5 "RD24/rd24.html". 10:48:33
6 A. It does say that. 10:48:36
7 Q. Now, Mr. Buroker also asked you 10:48:37
8 about a Butler declaration from the Internet 10:48:40
9 Archives; is that right? 10:48:44
10 A. Correct. 10:48:46
11 Q. And the RD24 status report which 10:48:47
12 is similar to the Bogaerts document, which is 10:48:52
13 Exhibit 1001 in the '814 IPR, the web pages for 10:48:57
14 the eight pieces of that end in 10:49:05
15 RD2496_[number].ps"; is that correct? 10:49:12
16 A. Yes. 10:49:16
17 MR. BUROKER: Objection; foundation, 10:49:17
18 form. 10:49:18
19 BY MR. DAVIS: 10:49:24
20 Q. So that's a different web address 10:49:24
21 that you see in -- or is that a different web 10:49:26
22 address that you see in number 6 there in the 10:49:30
23 references at the end of Exhibit 1027? 10:49:32
24 MR. BUROKER: Objection; form. 10:49:35
25 THE WITNESS: It is different, yes. 10:49:38

1 BY MR. DAVIS: 10:49:52

2 Q. Does the RD2496_[number].ps 10:49:52

3 address appear anywhere in Exhibit '27 to your 10:49:59

4 knowledge? 10:50:02

5 A. Sorry, the RD24_ what? 10:50:02

6 Q. The web address for the postscript 10:50:11

7 files in the Butler declaration, does that appear 10:50:13

8 anywhere in Exhibit 1027 to your knowledge? 10:50:16

9 A. I am not seeing it anywhere. 10:50:23

10 Q. Is there anything in the 10:50:33

11 Exhibit 1027 which indicates it was a final 10:50:36

12 version? 10:50:42

13 A. There is no -- not in -- 10:50:53

14 MR. BUROKER: Objection; form. I'm not 10:50:57

15 sure what the "it" is. Go ahead. 10:50:59

16 THE WITNESS: I mean basically this is 10:51:03

17 a document which is dated. This is all there is 10:51:05

18 to it. There is no kind of record. I mean it 10:51:09

19 does say "LHCb note", which means it could be 10:51:19

20 that this is a final note, it could be that this 10:51:23

21 is something in preparation. I cannot tell. 10:51:26

22 BY MR. DAVIS: 10:51:32

23 Q. And the author, Hans Müller, he is 10:51:32

24 also an author of the RD24 status report; is that 10:51:35

25 correct? 10:51:38

1 A. This is correct, yeah. 10:51:39

2 Q. I want to come back to "encode". 10:52:27

3 Mr. Buroker asked you about "encode" in the 10:52:29

4 patent a few times, and your construction of 10:52:32

5 that. Do you remember? 10:52:35

6 A. I remember. 10:52:37

7 Q. And he also asked you about 10:52:38

8 address translation a number of times; is that 10:52:43

9 correct? 10:52:45

10 A. That is correct. 10:52:46

11 MR. BUROKER: Objection to form. 10:52:46

12 BY MR. DAVIS: 10:52:52

13 Q. Is it your opinion that address 10:52:52

14 translation is not encoding at least because 10:52:55

15 address translation is not reversible? 10:52:59

16 MR. BUROKER: Objection; leading. 10:53:01

17 Objection to form. 10:53:02

18 THE WITNESS: I believe I am saying 10:53:05

19 this rather explicit in my declaration and the 10:53:08

20 answer is yes. Let me just -- 10:53:12

21 BY MR. DAVIS: 10:53:16

22 Q. Let me ask a slightly different 10:53:17

23 question. Is address translation reversible? 10:53:18

24 A. It is not. 10:53:22

25 MR. BUROKER: Objection to form. 10:53:23

1 THE WITNESS: And for that we do cite 10:53:25
2 the textbook by Dave Patterson and John Hennessy. 10:53:28
3 I am just trying to find it in here real quick. 10:53:35
4 I mean there is, starting at section 10:54:58
5 39, a whole discussion about that and the 10:55:00
6 reference is cited. The virtual-to-physical 10:55:05
7 address translation is not reversible and 10:55:10
8 therefore cannot be considered to be encoding, 10:55:12
9 and this is one of the reasons why it's called 10:55:17
10 address translation and not address encoding. 10:55:19
11 BY MR. DAVIS: 10:55:24
12 Q. So we've been discussing encoding 10:55:24
13 and PCI bus transaction in the context of '814 10:55:27
14 IPR. Are your opinions about the constructions 10:55:31
15 of those claim terms the same in your '873 IPR 10:55:35
16 patent direction, which is IPR2014-01462? 10:55:46
17 A. I mean I said before what claim 10:55:54
18 construction is to be used in both declarations 10:55:57
19 for the term "encoded" -- you asked for "encoded" 10:56:06
20 right? 10:56:11
21 Q. Well, for both "PCI" and 10:56:12
22 "encoded". Let me see where they're set out here 10:56:18
23 and I'll ask you. Page 71 of your '873 10:56:21
24 declaration. 10:56:31
25 A. In case of the '814 declaration it 10:56:52

1 is paragraph 120, saying: 10:57:00

2 "... the [broadest reasonable 10:57:03

3 interpretation] of 'encode' in light of the 10:57:05

4 specification is 'a reversible operation that 10:57:06

5 turns signals into bit, packetizes bits into 10:57:10

6 a specified size packet, or orders bits onto one 10:57:13

7 or more serial transmission lines'". 10:57:16

8 And in case of the '873 Patent it is 10:57:21

9 the same. 10:57:25

10 Q. And it is set out at paragraph 125 10:57:27

11 of your declaration in the '873 IPR? 10:57:30

12 A. That is correct, that's where it 10:57:34

13 says. 10:57:35

14 Q. And if you look at page 72, 10:57:38

15 paragraph 119 of your '873 IPR declaration, about 10:57:40

16 five lines up from the bottom in paragraph 119 10:57:59

17 there's a semi-colon and then: 10:58:02

18 "... they require the address and data 10:58:05

19 phases of a PCI bus transaction ..." 10:58:07

20 Do you see that? 10:58:11

21 A. On page 72? 10:58:12

22 Q. Yes. 10:58:13

23 A. No, I don't see that, I'm 10:58:25

24 confused. On page 72, '873. Yes, now I see it. 10:58:26

25 Q. Does the portion of the PCI 10:58:49

1 specification at page 25 of the exhibit that we 10:58:54
2 discussed earlier support your construction of 10:58:59
3 "PCI bus transaction" as set out in your '873 10:59:05
4 Patent declaration? 10:59:12
5 MR. BUROKER: Objection; outside the 10:59:15
6 scope of his declaration. 10:59:17
7 THE WITNESS: It certainly does, and it 10:59:26
8 is rather clearly spelt out here and based then 10:59:31
9 on my experience working with PCI certainly it 10:59:37
10 does. 10:59:41
11 BY MR. DAVIS: 10:59:42
12 Q. Okay, and could you turn to 10:59:42
13 page 33 of your '873 declaration? 10:59:44
14 A. And here is the copy. 10:59:56
15 Q. Could you elaborate on that? 10:59:58
16 A copy of what? 11:00:00
17 A. This is the copy of the section 11:00:01
18 2.2.2 of the PCI local bus specification which 11:00:04
19 outlines clearly the functionality of the major 11:00:11
20 control signals used in PCI to basically define 11:00:17
21 the bus state, to define the bus commands 11:00:21
22 executed and the validity of the data, namely 11:00:24
23 which is coded by so-called command/byte enable 11:00:26
24 signals, but it also shows the flow control 11:00:33
25 signals, initiator ready and target ready and the 11:00:36

1 frame signal which basically defines the packet 11:00:39
2 length. And this is why this is nicely and 11:00:41
3 concisely described here, although there is many 11:00:44
4 more details in the specification I put it into 11:00:47
5 the declaration for clarity. 11:00:49
6 MR. DAVIS: Can we go off the record? 11:00:53
7 (Brief recess taken 11:01 a.m. - 11:04 a.m.) 11:00:55
8 MR DAVIS: So, thank you, 11:04:38
9 Dr. Lindenstruth. I'll pass you back to 11:04:39
10 Mr. Buroker for recross. 11:04:42
11 EXAMINATION 11:04:46
12 BY MR. BUROKER: 11:04:47
13 Q. Dr. Lindenstruth, on redirect, you 11:04:48
14 were asked whether or not you recalled the 11:04:51
15 discussion we had yesterday regarding IEEE 1394, 11:04:56
16 which is also sometimes called FireWire. 11:05:00
17 A. Yes. 11:05:04
18 Q. Do you remember that? 11:05:04
19 A. I remember that. 11:05:06
20 Q. And you said that you determined 11:05:06
21 that it is a communication protocol; is that 11:05:10
22 correct? 11:05:12
23 A. This is correct. 11:05:13
24 Q. Do you recall yesterday it came up 11:05:14
25 in the context of my question from column 22 of 11:05:16

1 the '814 Patent in which IEEE 1394 is referenced. 11:05:21
2 If you could turn to that, please. It's 11:05:27
3 column 22 lines 7 to 8. 11:05:34
4 MR. DAVIS: Objection; outside the 11:05:44
5 scope of redirect. 11:05:46
6 THE WITNESS: Yes, I'm back at that 11:05:48
7 page. 11:05:50
8 BY MR. BUROKER: 11:05:52
9 Q. Did you determine whether IEEE 11:05:53
10 1394 is a form low-voltage differential 11:05:56
11 signalling communication? 11:06:05
12 A. That was one of the reasons I 11:06:05
13 looked at that. 11:06:07
14 Q. And what -- oh sorry? 11:06:08
15 A. Within these 900 pages of this 11:06:15
16 document, there is a rather large number of 11:06:17
17 connectors and cable specified and for many of 11:06:20
18 those there are specific voltage levels for 11:06:23
19 communication set forth which are having slight 11:06:27
20 variations with respect to voltage levels and 11:06:33
21 currents being used on the signals, but they are 11:06:36
22 very well within the kind of context and scope of 11:06:39
23 LVDS. So, for example, LVDS has a midpoint of 11:06:46
24 1.2 volt, I believe they are slightly higher. 11:06:50
25 LVDS has a slightly smaller voltage swing than 11:06:52

1 what is outlined there and there may be also 11:06:58
2 different impedances assumed because there are 11:07:04
3 different cables being involved. LVDS 1596.3 was 11:07:07
4 defined as an abstract standard for any kind of 11:07:20
5 low-voltage differential signalling, while here 11:07:23
6 it is the physical signalling for this particular 11:07:25
7 communication standard which includes all the 11:07:29
8 definitions of connectors on that as well. 11:07:31
9 Q. And so are you saying that IEEE 11:07:34
10 1394 is a form of LVDS -- 11:07:37
11 MR. DAVIS: Objection to form. 11:07:47
12 BY MR. BUROKER: 11:07:49
13 Q. -- communication? 11:07:50
14 MR. DAVIS: Objection to form and 11:07:50
15 outside the scope of redirect. 11:07:52
16 THE WITNESS: No, 1394 is a complete 11:07:54
17 standard for the complete protocol and 11:07:58
18 everything, including what we usually call 11:08:01
19 physical signalling, right? Where in SCI the 11:08:04
20 physical signalling for LVDS was made a separate 11:08:09
21 substandard 1594.3. This is all included in 11:08:15
22 FireWire here in 1394. Therefore it is more than 11:08:18
23 just a physical signalling but it is included. 11:08:26
24 BY MR. BUROKER: 11:08:28
25 Q. You said you looked at a standard 11:08:28

1	last night. Was that a current standard for 1394	11:08:30
2	or one that was in existence in 1998 when the	11:08:34
3	'814 Patent was filed.	11:08:39
4	MR. DAVIS: Objection to form.	11:08:43
5	BY MR. BUROKER:	11:08:45
6	Q. Go ahead.	11:08:45
7	A. This is a good question, the	11:08:46
8	original 1394 standard was superseded and I	11:08:48
9	looked it the current standard. The old one I	11:08:53
10	couldn't get. So one has to take this with	11:08:55
11	a little bit of a grain of salt but, on the other	11:08:57
12	hand, since there is quite a bit of	11:09:00
13	interoperability between these different versions	11:09:14
14	would assume there to be -- well, no, I don't	11:09:16
15	want to make any assumptions here, no, I'm not	11:09:19
16	going to because that wouldn't be right, I'm	11:09:21
17	still under oath.	11:09:23
18	Q. So the testimony you gave about	11:09:25
19	low-voltage differential signalling and -- strike	11:09:29
20	that.	11:09:29
21	The testimony you just gave about IEEE	11:09:33
22	1394 is based on having read the current version	11:09:37
23	of that standard and not the one that was in	11:09:42
24	place before 1998 when this '814 Patent was	11:09:45
25	filed; is that correct.	11:09:50

1 A. That is correct. 11:09:51

2 MR. BUROKER: All right, then I have no 11:09:57

3 further questions, I thank you for your time. 11:09:59

4 MR. DAVIS: I'm done, I don't have any 11:10:06

5 more. 11:10:08

6

7 (Volume II of II in the deposition of Volker

8 Lindenstruth was terminated at 11:10 a.m.)

9

10 - - - - -

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

1 ACKNOWLEDGEMENT OF DEPONENT

2 I, VOLKER LINDENSTRUTH, do hereby certify that I
3 have read the foregoing transcript of my testimony taken
4 on 8/28/15, and further certify that it is a true and
5 accurate record of my testimony (with the exception of
6 the correction listed below):

7	Page	Line	Correction
8	_____	_____	_____
9	_____	_____	_____
10	_____	_____	_____
11	_____	_____	_____
12	_____	_____	_____
13	_____	_____	_____
14	_____	_____	_____
15	_____	_____	_____
16	_____	_____	_____
17	_____	_____	_____
18	_____	_____	_____
19	_____	_____	_____

20
21 _____
22 VOLKER LINDENSTRUTH

23 SUBSCRIBED AND SWORN TO BEFORE ME

24 THIS _____ DAY OF _____, 20____.

25 _____

1 REPORTER'S CERTIFICATION

2 UNITED KINGDOM:

3 I, Audrey Shirley, accredited court
4 reporter, do hereby certify that the witness whose
5 deposition is hereinbefore set forth appeared
6 before me in London, United Kingdom on the 28th
7 day of August 2015, at 8:57 a.m.; was duly sworn
8 before the commencement of the deposition; that
9 the testimony was taken down by me using machine
10 shorthand; that all appearances of counsel and
11 participants hereto are noted on the appearance
12 page; and that such deposition is a true,
13 correct, and full record of the proceedings.

14 I further certify that I am not related
15 to nor employed by any of the parties to this
16 action; that I am not employed by counsel for any
17 of the parties to this action; and that I am in
18 no way interested in the outcome of this matter.

19 IN WITNESS WHEREOF, I have hereunto set
20 my hand this 28th day of August 2015.

21
22 
23

24
25 AUDREY SHIRLEY, Court Reporter